Electronic Components Datasheet Search
  English  ▼

X  

SH7713 Datasheet(PDF) 691 Page - Renesas Technology Corp

Part # SH7713
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  904 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7713 Datasheet(HTML) 691 Page - Renesas Technology Corp

Back Button SH7713 Datasheet HTML 687Page - Renesas Technology Corp SH7713 Datasheet HTML 688Page - Renesas Technology Corp SH7713 Datasheet HTML 689Page - Renesas Technology Corp SH7713 Datasheet HTML 690Page - Renesas Technology Corp SH7713 Datasheet HTML 691Page - Renesas Technology Corp SH7713 Datasheet HTML 692Page - Renesas Technology Corp SH7713 Datasheet HTML 693Page - Renesas Technology Corp SH7713 Datasheet HTML 694Page - Renesas Technology Corp SH7713 Datasheet HTML 695Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 691 / 904 page
background image
Section 18 Ethernet Controller (EtherC)
Rev.1.50 Aug. 30, 2006 Page 651 of 860
REJ09B0288-0150
18.3.14
CRC Error Frame Receive Counter Register (CEFCR)
CEFCR is a 32-bit counter that indicates the number of times a frame with a CRC error was
received. When the value in this register reaches H'FFFFFFFF, the count is halted. The counter
value is cleared to 0 by a write to this register with any value.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 0 CEFC31 to
CEFC0
All 0
R/W
CRC Error Frame Count
These bits indicate the count of CRC error frames
received.
18.3.15
Frame Receive Error Counter Register (FRECR)
FRECR is a 32-bit counter that indicates the number of frames for which a receive error was
indicated by the RX-ER input pin from the PHY-LSI. FRECR is incremented each time the RX-
ER pin becomes active. When the value in this register reaches H'FFFFFFFF, the count is halted.
The counter value is cleared to 0 by a write to this register with any value.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 0 FREC31 to
FREC0
All 0
R/W
Frame Receive Error Count
These bits indicate the count of errors during frame
reception.
18.3.16
Too-Short Frame Receive Counter Register (TSFRCR)
TSFRCR is a 32-bit counter that indicates the number of frames of fewer than 64 bytes that have
been received. When the value in this register reaches H'FFFFFFFF, the count is halted. The
counter value is cleared to 0 by a write to this register with any value.
Bit
Bit Name
Initial
Value
R/W
Description
31 to 0 TSFC31 to
TSFC0
All 0
R/W
Too-Short Frame Receive Count
These bits indicate the count of frames received with a
length of less than 64 bytes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com