Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 799 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 799 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 795Page - Renesas Technology Corp SH7721 Datasheet HTML 796Page - Renesas Technology Corp SH7721 Datasheet HTML 797Page - Renesas Technology Corp SH7721 Datasheet HTML 798Page - Renesas Technology Corp SH7721 Datasheet HTML 799Page - Renesas Technology Corp SH7721 Datasheet HTML 800Page - Renesas Technology Corp SH7721 Datasheet HTML 801Page - Renesas Technology Corp SH7721 Datasheet HTML 802Page - Renesas Technology Corp SH7721 Datasheet HTML 803Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 799 / 1524 page
background image
Section 22
Analog Front End Interface (AFEIF)
Rev. 3.00 Jan. 18, 2008 Page 737 of 1458
REJ09B0033-0300
22.3.1
AFEIF Control Register 1 and 2 (ACTR1, ACTR2)
ACTR is the control register for AFEIF and is composed of ACTR1 and ACTR2. ACTR1 is
mainly used for FIFO control commands. ACTR2 is used for AFE control commands and DAA
control commands.
• ACTR1
Bit
Bit Name
Initial Value
R/W
Description
15
HC
0
R/W
AFE Hardware Control
This bit controls AFE. AFE_HC1 signal is made
to high directly often the next serial transmit data
transfer, when this bit is written to 1. Then ACDR
data (AFE control word) is transferred by
founding the second AFE.FS. AFEIF module
automatically makes AFE_HC1 signal to low and
HC bit to 0, directly after transferring the AFE
control word. See section 22.4.2, AFE Interface
for more detail about AFE control sequences.
14 to 8
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
7
DLB
0
R/W
FIFO Digital Loop Back
0: Normal operation
1: Digital loop back between transmit FIFO and
receive FIFO is performed. In this time the
transmit data is output to AFE_TXOUT, too.
6, 5
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
4
3
2
FFSZ2
FFSZ1
FFSZ0
0
0
0
R/W
R/W
R/W
FIFO Interrupt Size Set 2 to 0
Specifies the size of FIFO. FIFO size to generate
interrupt (TFE, RFF, THE, and RHF) is assigned
as listed in table 22.2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com