Electronic Components Datasheet Search
  English  ▼

X  

SH7721 Datasheet(PDF) 802 Page - Renesas Technology Corp

Part # SH7721
Description  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
PDF  1524 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7721 Datasheet(HTML) 802 Page - Renesas Technology Corp

Back Button SH7721 Datasheet HTML 798Page - Renesas Technology Corp SH7721 Datasheet HTML 799Page - Renesas Technology Corp SH7721 Datasheet HTML 800Page - Renesas Technology Corp SH7721 Datasheet HTML 801Page - Renesas Technology Corp SH7721 Datasheet HTML 802Page - Renesas Technology Corp SH7721 Datasheet HTML 803Page - Renesas Technology Corp SH7721 Datasheet HTML 804Page - Renesas Technology Corp SH7721 Datasheet HTML 805Page - Renesas Technology Corp SH7721 Datasheet HTML 806Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 802 / 1524 page
background image
Section 22
Analog Front End Interface (AFEIF)
Rev. 3.00 Jan. 18, 2008 Page 740 of 1458
REJ09B0033-0300
22.3.2
Make Ratio Count Register (MRCR)
MRCR is the counter that specifies make ratio of dial pulse. Make interval is specified with
AFE_FS as base clock of 9,600 Hz.
Pulse signal is not output when an invalid data (a data that is greater than 1E0H in case of PPS = 1
(20 pps), or a data that is greater than 3C0H in case of PPS = 0 (10 pps)) was input.
Bit
Bit Name
Initial Value
R/W
Description
15 to 10
All 0
R
Reserved
These bits are always read as 0. The write
value should always be 0.
9 to 0
MRCR9 to
MRCR0
0
R/W
Specifies make ratio of dial pulse.
22.3.3
Minimum Pause Count Register (MPCR)
MPCR is a counter that sets the dial number interval of the dial pulse. The interval is specified
with AFE_FS as base clock of 9600 Hz.
Bit
Bit Name
Initial Value
R/W
Description
15 to 0
MPCR15 to
MPCR0
0
R/W
Sets the dial number interval of the dial pulse.
22.3.4
AFEIF Status Register 1 and 2 (ASTR1, ASTR2)
ASTR is the control register for AFEIF, and composed of ASTR1 and ASTR2. ASTR1 is mainly
used for transmit/receive FIFO interrupt control commands. ASTR2 is used for DAA interrupt
control commands. See section 22.4.1, Interrupt Timing for more detail about interrupt handling.
(1)
AFEIF Status Register 1 (ASTR1)
ASTR1 is composed by interrupt status flags (4 bits) relating transmit/receive FIFO and mask
flags (4 bits) for transmit/receive FIFO interrupt signal. Status flag displays full/empty interrupt
status of transmit/receive FIFO and half size interrupt status for FIFO. FIFO empty (TFE) and
FIFO half size interrupt (THE) shows "1" as initial value, because transmit FIFO is empty after
power on reset. These interrupt flags are to be cleared with the data write / read action to FIFO
from CPU.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com