7721 datasheet(502/577 Pages) RENESAS

502 / 577 page

APPENDIX

Appendix 3. Control registers

7721 Group User’s Manual

17–39

DMAi control register

Bit

Bit name

At reset

Functions

DMA0 control register (Address 1FCE16)

DMA1 control register (Address 1FDE16)

DMA2 control register (Address 1FEE16)

DMA3 control register (Address 1FFE16)

Note: When a certain source other than an external source is selected by bits 0 to 3 or when

the cycle-steal transfer mode is selected, set bit 4 to “0.”

Level sense can be selected only when both of the external source and the burst

transfer mode are selected.

0 0 0 0 : Do not select.

0 0 0 1 : External source (DMAREQi)

0 0 1 0 : Software DMA source

0 0 1 1 : Timer A0

0 1 0 0 : Timer A1

0 1 0 1 : Timer A2

0 1 1 0 : Timer A3

0 1 1 1 : Timer A4

1 0 0 0 : Timer B0

1 0 0 1 : Timer B1

1 0 1 0 : Timer B2

1 0 1 1 : UART0 receive

1 1 0 0 : UART0 transmit

1 1 0 1 : UART1 receive

1 1 1 0 : UART1 transmit

1 1 1 1 : A-D conversion

7, 6

DMA request source select bits

(Note)

Edge sense/Level sense select

bit (Used when external source

and burst transfer mode are

selected) (Note)

DMAACKi validity bit

0 : Invalid (The pin functions as a

programmable I/O port.)

1 : Valid

(The pin functions as DMAACKi.)

Undefined

–

0 : Edge sense (Falling edge)

1 : Level sense (“L” level)

Nothing is assigned.

b3b2b1b0

7721 Datasheet(PDF) 502 Page - Renesas Technology Corp

7721 Datasheet(HTML) 502 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL