| Electronic Components Datasheet Search |
|
7721 Datasheet(PDF) 501 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7721 Datasheet(HTML) 501 Page - Renesas Technology Corp |
|
501 / 577 page ![]() APPENDIX Appendix 3. Control registers 7721 Group User’s Manual 17–38 DMAi mode register L Bit Bit name At reset 5 0 RW Functions b7 b6 b5 b4 b3 b2 b1 b0 DMA0 mode register L (Address 1FCC16) DMA1 mode register L (Address 1FDC16) DMA2 mode register L (Address 1FEC16) DMA3 mode register L (Address 1FFC16) Note: When the external data bus has a width of 8 bits and 1-bus cycle transfer is selected, set bit 0 to “1.” 0 0 0 : 16 bits 1 : 8 bits 1 0 : 2-bus cycle transfer 1 : 1-bus cycle transfer 2 0 0 : Burst transfer mode 1 : Cycle-steal transfer mode 3 0 4 0 0 0 : Fixed 0 1 : Forward 1 0 : Backward 1 1 : Do not select. 6 0 7 RW RW 0 Number-of-unit-transfer-bits select bit (Note) Transfer method select bit Transfer mode select bit Fix this bit to “0.” Transfer source address direction select bits Transfer destination address direction select bits 0 0 : Fixed 0 1 : Forward 1 0 : Backward 1 1 : Do not select. b5b4 b7b6 RW RW RW RW 0 0 RW RW DMAi mode register H Bit Bit name At reset 5 0 RW Functions b7 b6 b5 b4 b3 b2 b1 b0 DMA0 mode register H (Address 1FCD16) DMA1 mode register H (Address 1FDD16) DMA2 mode register H (Address 1FED16) DMA3 mode register H (Address 1FFD16) Notes 1: Set bit 0 to “0” in 2-bus cycle transfer. 2: Bits 4 and 5 are valid to the external and internal areas. However, DRAM area is always handled with “Wait” regardless of the contents of these bits. The wait bit (bit 2 at address 5E16) is invalid in DMA transfer. 0 0 0 : From memory to I/O 1 : From I/O to memory 1 Refer to “Fig.13.2.7.” 2 0 3 0 4 0 6 0 7 RW RW 0 Transfer direction select bit (Used in 1-bus cycle transfer) (Note 1) I/O connection select bit (Valid in 1-bus cycle transfer) Fix these bits to “0.” Transfer source wait bit (Note 2) Continuous transfer mode select bits 0 0 : Single transfer 0 1 : Repeat transfer 1 0 : Array chain transfer 1 1 : Link array chain transfer b7b6 RW RW RW RW 0 0 RW RW 0 Transfer destination wait bit (Note 2) 0 : Wait 1 : No Wait |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |