 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
38C3 Datasheet(PDF) 126 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
38C3 Datasheet(HTML) 126 Page - Renesas Technology Corp |
|
|
126 / 224 page  38C3 Group User’s Manual APPLICATION 2-61 2.5 A-D converter Fig. 2.5.5 Structure of Interrupt request register 2 Interrupt request register 2 b7 b6 b5 b4 b3 b2 b1 b0 Interrupt request register 2 (IREQ2 : address 3D16) b 0 1 2 3 4 5 6 7 Name 0 Functions At reset R W 0 0 0 0 0 0 Timer 4 interrupt request bit Timer 5 interrupt request bit CNTR0 interrupt request bit CNTR1 interrupt request bit Key input interrupt request bit AD conversion interrupt request bit Timer 6 interrupt request bit 0 V V V V V V V Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are “0”. V: “0” can be set by software, but “1” cannot be set. 0 : No interrupt request issued 1 : Interrupt request issued 0 : No interrupt request issued 1 : Interrupt request issued 0 : No interrupt request issued 1 : Interrupt request issued 0 : No interrupt request issued 1 : Interrupt request issued 0 : No interrupt request issued 1 : Interrupt request issued 0 : No interrupt request issued 1 : Interrupt request issued 0 : No interrupt request issued 1 : Interrupt request issued Interrupt control register 2 b7 b6 b5 b4 b3 b2 b1 b0 Interrupt control register 2 (ICON2 : address 3F16) b 0 1 2 4 Name 0 Functions At reset R W 0 0 0 0 Timer 5 interrupt enable bit CNTR0 interrupt enable bit CNTR1 interrupt enable bit Timer 6 interrupt enable bit 0 : Interrupt disabled 1 : Interrupt enabled 0 : interrupt disabled 1 : Interrupt enabled 0 : interrupt disabled 1 : Interrupt enabled 0 : interrupt disabled 1 : Interrupt enabled 0 : interrupt disabled 1 : Interrupt enabled 5 0 Key input interrupt enable bit 0 : interrupt disabled 1 : Interrupt enabled 6 7 0 AD conversion interrupt enable bit 0 : interrupt disabled 1 : Interrupt enabled 0 Timer 4 interrupt enable bit 3 Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are “0”. Fig. 2.5.6 Structure of Interrupt control register 2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
