Electronic Components Datasheet Search
  English  ▼

X  

ACS8525AP Datasheet(PDF) 68 Page - Semtech Corporation

Part # ACS8525AP
Description  Line Card Protection Switch for SONET/SDH Systems
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

ACS8525AP Datasheet(HTML) 68 Page - Semtech Corporation

Back Button ACS8525AP Datasheet HTML 64Page - Semtech Corporation ACS8525AP Datasheet HTML 65Page - Semtech Corporation ACS8525AP Datasheet HTML 66Page - Semtech Corporation ACS8525AP Datasheet HTML 67Page - Semtech Corporation ACS8525AP Datasheet HTML 68Page - Semtech Corporation ACS8525AP Datasheet HTML 69Page - Semtech Corporation ACS8525AP Datasheet HTML 70Page - Semtech Corporation ACS8525AP Datasheet HTML 71Page - Semtech Corporation ACS8525AP Datasheet HTML 72Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 112 page
background image
ACS8525A LC/P
ADVANCED COMMS & SENSING
FINAL
DATASHEET
Revision 1.00/September 2007 © Semtech Corp.
Page 68
www.semtech.com
Address (hex):
4B
Register Name cnfg_registers_source_select
Description
(R/W) Register to select the
source of many of the registers.
Default Value
0000 0000
Bit 7Bit 6
Bit 5Bit 4
Bit 3
Bit 2Bit 1Bit 0
DPLL1_DPLL2_
select
Bit No.
Description
Bit Value
Value Description
[7:5]
Not used.
-
-
4
DPLL1_DPLL2_select
Bit to select between many of the registers
associated with DPLL1 or DPLL2 e.g. frequency
registers.
0
1
DPLL1 registers selected.
DPLL2 registers selected.
[3:0]
Not used.
-
-
Address (hex):
4D
Register Name cnfg_freq_lim_ph_loss
Description
(R/W) Register to enable the
phase lost indication when DPLL
hits its hard frequency limit.
Default Value
1000 1110
Bit 7Bit 6
Bit 5Bit 4
Bit 3
Bit 2Bit 1Bit 0
freq_lim_ph_
loss
Bit No.
Description
Bit Value
Value Description
7
freq_lim_ph_loss
Bit to enable the phase lost indication when the
DPLL hits its hard frequency limit as programmed in
Reg. 41 and Reg. 42 (cnfg_DPLL_freq_limit). This
results in the DPLL entering the phase lost state any
time the DPLL tracks to the extent of its hard limit.
0
1
Phase lost/locked determined normally.
Phase lost forced when DPLL tracks to hard limit.
[6:0]
Not used.
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com