PCI1221 datasheet(108/123 Pages) TI

108 / 123 page

108

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

socket force event register

Bit

Name

Socket force event

Type

Default

Bit

Name

Socket force event

Type

Default

Socket force event

Type:

Read only, write only (see individual bit descriptions)

Offset:

CardBus socket address + 0Ch

Default:

0000 0000h

Description: The socket force event register is used to force changes to the socket event register and the

socket present state register. The CVSTEST bit in this register must be written when forcing

changes that require card interrogation. See Table 56 for a complete description of the

Table 56. Socket Force Event Register

BIT

SIGNAL

TYPE

FUNCTION

31-15

RSVD

Reserved. Bits 31-15 are read only and return 0s when read.

CVSTEST

Card VS test. When bit 14 is set, the PCI1221 re–interrogates the PC Card, updates the socket present

state register, and enables the socket power control.

FYVCARD

Force YV card. Write transactions to bit 13 cause the YVCARD bit in the socket present state register

to be written. When set, this bit disables the socket power control.

FXVCARD

Force XV card. Write transactions to bit 12 cause the XVCARD bit in the socket present state register

to be written. When set, this bit disables the socket power control.

F3VCARD

Force 3-V card. Write transactions to bit 11 cause the 3VCARD bit in the socket present state register

to be written. When set, this bit disables the socket power control.

F5VCARD

Force 5-V card. Write transactions to bit 10 cause the 5VCARD bit in the socket present state register

to be written. When set, this bit disables the socket power control.

FBADVCCREQ

Force bad VCC request. Changes to the BADVCCREQ bit in the socket present state register can be

made by writing to bit 9.

FDATALOST

Force data lost. Write transactions to bit 8 cause the DATALOST bit in the socket present state register

to be written.

FNOTACARD

Force not a card. Write transactions to bit 7 cause the NOTACARD bit in the socket present state

RSVD

Reserved. Bit 6 is read only and returns 0 when read.

FCBCARD

Force CardBus card. Write transactions to bit 5 cause the CBCARD bit in the socket present state

F16BITCARD

Force 16-bit card. Write transactions to bit 4 cause the 16BITCARD bit in the socket present state

FPWRCYCLE

Force power cycle. Write transactions to bit 3 cause the PWREVENT bit in the socket event register

to be written, and the PWRCYCLE bit in the socket present state register is unaffected.

FCDETECT2

Force CCD2. Write transactions to bit 2 cause the CD2EVENT bit in the socket event register to be

written, and the CDETECT2 bit in the socket present state register is unaffected.

FCDETECT1

Force CCD1. Write transactions to bit 1 cause the CD1EVENT bit in the socket event register to be

written, and the CDETECT1 bit in the socket present state register is unaffected.

FCARDSTS

Force CSTSCHG. Write transactions to bit 0 cause the CSTSEVENT bit in the socket event register

to be written, and the CARDSTS bit in the socket present state register is unaffected.

PCI1221 Datasheet(PDF) 108 Page - Texas Instruments

PCI1221 Datasheet(HTML) 108 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL