Electronic Components Datasheet Search
  English  ▼

X  

PCI1221 Datasheet(PDF) 110 Page - Texas Instruments

Part # PCI1221
Description  PC CARD CONTROLLERS
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI1221 Datasheet(HTML) 110 Page - Texas Instruments

Back Button PCI1221 Datasheet HTML 106Page - Texas Instruments PCI1221 Datasheet HTML 107Page - Texas Instruments PCI1221 Datasheet HTML 108Page - Texas Instruments PCI1221 Datasheet HTML 109Page - Texas Instruments PCI1221 Datasheet HTML 110Page - Texas Instruments PCI1221 Datasheet HTML 111Page - Texas Instruments PCI1221 Datasheet HTML 112Page - Texas Instruments PCI1221 Datasheet HTML 113Page - Texas Instruments PCI1221 Datasheet HTML 114Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 110 / 123 page
background image
110
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
socket power management register
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Name
Socket power management
Type
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R/W
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
Socket power management
Type
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R/W
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Register:
Socket power management
Type:
Read only, read/write (see individual bit descriptions)
Offset:
CardBus socket address + 20h
Default:
0000 0000h
Description: This register provides power management control over the socket through a mechanism for
slowing or stopping the clock on the card interface when the card is idle. See Table 58 for a
complete description of the register contents.
Table 58. Socket Power Management Register
BIT
SIGNAL
TYPE
FUNCTION
31-26
RSVD
R
Reserved. Bits 31-26 are read only and return 0s when read.
25
SKTACCES
R
Socket access status. This bit provides information on when a socket access has occurred. This bit is
cleared by a read access.
0 = A PC card access has not occurred (default).
1 = A PC card access has occurred.
24
SKTMODE
R
Socket mode status. This bit provides clock mode information.
0 = Clock is operating normally.
1 = Clock frequency has changed.
23-17
RSVD
R
Reserved. Bits 23-17 are read only and return 0s when read.
16
CLKCTRLEN
R/W
CardBus clock control enable. When bit 16 is set, clock control (CLKCTRL bit 0) is enabled.
0 = Clock control is disabled (default).
1 = Clock control is enabled.
15-1
RSVD
R
Reserved. Bits 15-1 are read only and return 0s when read.
0
CLKCTRL
R/W
CardBus clock control. This bit determines whether the CB CLKRUN protocol will attempt to stop or slow
the CB clock during idle states. Bit 16 enables this bit.
0 = Allows CB CLKRUN protocol to stop the CB clock (default).
1 = Allows CB CLKRUN protocol to slow the CB clock by a factor of 16.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com