CDCE906 datasheet(7/42 Pages) TI

7 / 42 page

www.ti.com

CDCE906

SCAS814H – NOVEMBER 2005 – REVISED DECEMBER 2007

DEVICE CHARACTERISTICS (continued)

over recommended operating free-air temperature range and test load (unless otherwise noted), see Figure 1

PARAMETER

TEST CONDITIONS

MIN TYP(1)

MAX

UNIT

1 PLL, 1 Output

fOUT = 24.576 MHz

tjit(cc)

Cycle-to-cycle jitter (5) (6)

3 PLLs, 3 Outputs

fOUT = 24.576 MHz

135

1 PLL, 1 Output

fOUT = 24.576 MHz

115

tjit(per)

Peak-to-peak period jitter(5)(6)

3 PLLs, 3 Outputs

fOUT = 24.576 MHz

100

150

Output skew (see (7) and Table 5)

1.6-ns rise/fall time at

tsk(o)

200

fvco = 150 MHz, Pdiv = 3

odc

Output duty cycle(8)

fvco = 100 MHz, Pdiv = 1

45%

55%

LVCMOS PARAMETER FOR Vccout = 2.5-V Mode

(9)

Vccout = 2.3 V, IOH = 0.1 mA

2.2

VOH

LVCMOS high-level output voltage

Vccout = 2.3 V, IOH = –3 mA

1.7

Vccout = 2.3 V, IOH = –4 mA

1.5

Vccout = 2.3 V, IOL = 0.1 mA

0.1

VOL

LVCMOS low-level output voltage

Vccout = 2.3 V, IOL = 3 mA

0.5

Vccout = 2.3 V, IOL = 4 mA

0.85

All PLL bypass

tPLH,

Propagation delay

tPHL

VCO bypass

Rise and fall time for output

tr0/tf0

Vccout = 2.5 V (20%–80%)

3.9

5.6

slew rate 0

Rise and fall time for output

tr1/tf1

Vccout = 2.5 V (20%–80%)

1.8

2.9

4.4

slew rate 1

Rise and fall time for output

tr2/tf2

Vccout = 2.5 V (20%–80%)

1.3

3.2

slew rate 2

Rise and fall time for output

tr3/tf3

Vccout = 2.5 V (20%–80%)

0.4

0.8

1.1

slew rate 3 (Default Configuration)

1 PLL, 1 Output

fOUT = 24.576 MHz

120

tjit(cc)

Cycle-to-cycle jitter (10) (11)

3 PLLs, 3 Outputs

fOUT = 24.576 MHz

155

1 PLL, 1 Output

fOUT = 24.576 MHz

110

135

tjit(per)

Peak-to-peak period jitter (10)(11)

3 PLLs, 3 Outputs

fOUT = 24.576 MHz

110

175

2-ns rise/fall time at

tsk(o)

Output skew (see (12) and Table 5)

250

fVCO = 150 MHz, Pdiv = 3

odc

Output duty cycle(13)

fVCO = 100 MHz, Pdiv = 1

45%

55%

SMBus PARAMETER

SCLK and SDATA input clamp

VIK

VCC = 3 V, II = –18 mA

–1.2

voltage

SCLK and SDATA input current

VI = 0 V or VCC, VCC = 3.6 V

±5

µA

VIH

SCLK input high voltage

2.1

VIL

SCLK input low voltage

0.8

VOL

SDATA low-level output voltage

IOL = 4 mA, VCC = 3 V

0.4

CISCLK

Input capacitance at SCLK

VI = 0 V or VCC

CISDATA Input capacitance at SDATA

VI = 0 V or VCC

(5)

50000 cycles.

(6)

Jitter depends on configuration. Jitter data is for normal tr/tf, input frequency = 27 MHz, fVCO = 147 MHz output.

(7)

The tsk(o) specification is only valid for equal loading of all outputs.

(8)

odc depends on output rise and fall time (tr/tf); above limits are for normal tr/tf.

(9)

There is a limited drive capability at output supply voltage of 2.5 V. For proper termination, see application report SCAA080.

(10) 50000 cycles.

(11) Jitter depends on configuration. Jitter data is for normal tr/tf, input frequency = 27 MHz, fVCO = 147 MHz output.

(12) The tsk(o) specification is only valid for equal loading of all outputs.

(13) odc depends on output rise and fall time (tr/tf); above limits are for normal tr/tf.

Submit Documentation Feedback

Product Folder Link(s): CDCE906

CDCE906 Datasheet(PDF) 7 Page - Texas Instruments

CDCE906 Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

Datasheet Download

Link URL