| Electronic Components Datasheet Search |
|
CDCE906 Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CDCE906 Datasheet(HTML) 13 Page - Texas Instruments |
|
13 / 42 page ![]() www.ti.com Block Read Programming Sequence P S P SCLK SDATA A Bit 7 (MSB) Bit 6 Bit 0 (LSB) th(SDATA) tsu(SDATA) tsu(START) t(BUS) th(START) tr(SM) tr(SM) tf(SM) tf(SM) tW(SCLH) tW(SCLL) tsu(STOP) VIH(SM) VIL(SM) VIH(SM) VIL(SM) SMBus Hardware Interface 9 10 SDATA SCLK SMB Host CDCE906 CBUS CBUS RP RP CDCE906 SCAS814H – NOVEMBER 2005 – REVISED DECEMBER 2007 1 7 1 1 8 1 1 7 1 1 S Slave Address Wr A CommandCode A Sr Slave Address Rd A 8 1 8 1 8 1 1 Byte Count N A Data Byte 0 A - - - - - Data Byte N–1 A P Figure 10. Block Read Protocol Figure 11. Timing Diagram Serial Control Interface The following diagram shows how the CDCE906 clock synthesizer is connected to the SMBus. Note that the current through the pullup resistors (Rp) must meet the SMBus specifications (min 100 µA, max 350 µA). If the CDCE906 is not connected to the SMBus, then SDATA and SCLK inputs have to be connected with 10-k Ω pullup resistors to VCC to avoid floating input conditions. Figure 12. SMBus Hardware Interface Copyright © 2005–2007, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Link(s): CDCE906 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |