Electronic Components Datasheet Search
  English  ▼

X  

6402 Datasheet(PDF) 204 Page - Intel Corporation

Part # 6402
Description  Advanced Memory Buffer
PDF  250 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

6402 Datasheet(HTML) 204 Page - Intel Corporation

Back Button 6402 Datasheet HTML 200Page - Intel Corporation 6402 Datasheet HTML 201Page - Intel Corporation 6402 Datasheet HTML 202Page - Intel Corporation 6402 Datasheet HTML 203Page - Intel Corporation 6402 Datasheet HTML 204Page - Intel Corporation 6402 Datasheet HTML 205Page - Intel Corporation 6402 Datasheet HTML 206Page - Intel Corporation 6402 Datasheet HTML 207Page - Intel Corporation 6402 Datasheet HTML 208Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 250 page
background image
Registers
204
Intel® 6400/6402 Advanced Memory Buffer Datasheet
14.6.1.2
DCALADDR: DCAL Address Register
18:16
RW
000
PATTERN: Basic data pattern for DQS cal and I/O loopback. This sets the
burst length 4 pattern for a nibble of data. The pattern is repeated for BL8.
This pattern is replicated on all nibbles of the data bus.
“000” = F > 0 > F > 0
“001” = 0 > F > 0 > F
“010” = A > 5 > A > 5
“011” = 5 > A > 5 > A
“100” = C > 3 > C > 3
“101” = 3 > C > 3 > C
“110” = 9 > 6 > 9 > 6
“111” = 6 > 9 > 6 > 9
15
RW
0
DARWPR: Disable FIFO reset in single pass mode.
Applies only to Receiver enable, DQS cal, and I/O loopback.
When set to 1, this bit inhibits the core to DDR cluster reset signal
generated during the cal/hvm modes listed above. This prevents the DDR
cluster synchronizer FIFO write pointer and data latches from being reset
so that they can be read out of the cluster using the error monitor function.
The reset signal can only be disabled in single step mode. When the ALLP
bit is set to 1, the DARWPR bit has no effect.
14:4
RW
000h
OPMODS: Operation modifiers
3:0
RW
0h
OPCODE:
“0000” = NOP
“0001” = Refresh
“0010” = Pre-Charge
“0011” = MRS/EMRS
“0101” = Automatic DQS Delay Calibration
“1100” = Automatic Receive Enable Calibration
“1101” = Self-Refresh Entry
All other settings are reserved
Device:
NodeID
Function: 4
Offset:
44h
Bit
Attr
Default
Description
31:0
RW
0000_0000h DCALADDR: DCAL Address and Other Information Based on Opcode.
Device:
NodeID
Function: 4
Offset:
40h
Bit
Attr
Default
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com