Electronic Components Datasheet Search
  English  ▼

X  

SC28L201 Datasheet(PDF) 38 Page - NXP Semiconductors

Part # SC28L201
Description  3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC28L201 Datasheet(HTML) 38 Page - NXP Semiconductors

Back Button SC28L201 Datasheet HTML 34Page - NXP Semiconductors SC28L201 Datasheet HTML 35Page - NXP Semiconductors SC28L201 Datasheet HTML 36Page - NXP Semiconductors SC28L201 Datasheet HTML 37Page - NXP Semiconductors SC28L201 Datasheet HTML 38Page - NXP Semiconductors SC28L201 Datasheet HTML 39Page - NXP Semiconductors SC28L201 Datasheet HTML 40Page - NXP Semiconductors SC28L201 Datasheet HTML 41Page - NXP Semiconductors SC28L201 Datasheet HTML 42Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 110 page
background image
9397 750 13138
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 31 October 2005
38 of 110
Philips Semiconductors
SC28L201
3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
2:1
IVC
Interrupt Vector Control
00 = no interrupt vector
01 = IVR[7:0]
10 = IVR[7:1] + channel code
11 = IVR[7:5] + interrupt type + channel code
The IVC field controls if and how the assertion of IACKN (the interrupt
acknowledge pin) will form the interrupt vector for the UART. If 00, no vector will
be presented during an IACKN cycle. The bus will be driven HIGH (0xFF). If the
field contains a 01, the contents of the IVR, Interrupt Vector Register, will be
presented as the interrupt vector without modification.
If IVC = 10, the channel code will replace the LSB of the IVR; if IVC = 11 then a
modified interrupt type and channel code replace the 3 LSBs of the IVR.
Remark: The modified type field IVR[2:1] is:
10: Receiver without error
11: Receiver with error
01: Transmitter
00: all remaining sources
0
Interrupt status masking
0 = ISR unmasked
1 = ISR read masked by IMR
This bit controls the readout mode of the Interrupt Status Register, ISR. If set,
the ISR reads the current status masked by the IMR, that is, only interrupt
sources enabled in the IMR can ever show a ‘1’ in the ISR. If cleared, the ISR
shows the current status of the interrupt source without regard to the Interrupt
Mask setting.
Table 6:
DACKN assertion time
X1/SCLK
Number of SCLK cycles
Delay
3.6864 MHz
1
⁄2 to 1
136 ns to 272 ns
7.3728 MHz
1
⁄2 to 1
68 ns to 136 ns
14.7456 MHz
1
⁄2 to 1
34 ns to 68 ns
29.4912 MHz
1 to 2
34 ns to 68 ns
33.1776 MHz
2 to 3
60 ns to 90 ns
44.2368 MHz
2 to 3
46 ns to 68 ns
Table 5:
GCCR - Global Configuration Control Register (address 0x66) bit description
Bit
Symbol
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com