Electronic Components Datasheet Search
  English  ▼

X  

SC28L201 Datasheet(PDF) 93 Page - NXP Semiconductors

Part # SC28L201
Description  3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

SC28L201 Datasheet(HTML) 93 Page - NXP Semiconductors

Back Button SC28L201 Datasheet HTML 89Page - NXP Semiconductors SC28L201 Datasheet HTML 90Page - NXP Semiconductors SC28L201 Datasheet HTML 91Page - NXP Semiconductors SC28L201 Datasheet HTML 92Page - NXP Semiconductors SC28L201 Datasheet HTML 93Page - NXP Semiconductors SC28L201 Datasheet HTML 94Page - NXP Semiconductors SC28L201 Datasheet HTML 95Page - NXP Semiconductors SC28L201 Datasheet HTML 96Page - NXP Semiconductors SC28L201 Datasheet HTML 97Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 110 page
background image
9397 750 13138
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 01 — 31 October 2005
93 of 110
Philips Semiconductors
SC28L201
3.3 V, 5 V UART, 3.125 Mbit/s, with 256-byte FIFO
12. Dynamic characteristics
Table 82:
Dynamic characteristics
Tamb = −40 °C to +85 °C; voltage tolerance ± 10 %; unless otherwise specified. [1]
Symbol
Parameter
Conditions
VDD = 3.3 V
VDD =5V
Unit
Min
Max
Min
Max
Reset timing (see Figure 6 and Figure 7)
tw(RESET)
pulse width on pin RESET
100
-
100
-
ns
Bus timing [2] (see Figure 8)
tsu(An-RWL)
An to RDN and WRN LOW
setup time
10-10-
ns
th(RWL-An)
RDN and WRN LOW to An hold
time
10-10-
ns
tsu(RWL-CEN)
CEN to RDN and WRN LOW
setup time
0-0-
ns
th(RWH-CEN)
RDN and WRN HIGH to CEN
hold time
0-0-
ns
tw(RWL)
RDN and WRN LOW pulse
width
40-30-
ns
tDv(RL)
RDN LOW to data valid time
85 pF load
-
-
-
30
ns
125 pF load
-
40
-
-
ns
td(RL-D)(act)
RDN LOW to data bus active
delay time
[3]
0-0-
ns
td(D)(float)
RDN or CEN HIGH to data bus
floating delay time
-
15
-
15
ns
td(RH,CENH-DX)
RDN or CEN HIGH to data bus
invalid delay time
[4]
-
-0-
ns
tsu(D)
data bus to WRN or CEN HIGH
setup time
write cycle
15
-
15
-
ns
th(D)
data hold time after WRN HIGH
0-0-
ns
td(RWD)
read and write cycle HIGH time
[2] [4]
10-10-
ns
Port timing [2] (see Figure 12)
tsu(port)
port to RDN LOW setup time
read IP ports cycle
0-0-
ns
th(port)
RDN HIGH to input port hold
time
0-0-
ns
tv(port)
WRN or CEN HIGH to output
port valid time
OPR write cycle
-
40
-
30
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com