LPC1850 datasheet(150/157 Pages) PHILIPS

150 / 157 page

LPC1850_30_20_10

All information provided in this document is subject to legal disclaimers.

Preliminary data sheet

Rev. 3 — 6 December 2011

150 of 157

NXP Semiconductors

LPC1850/30/20/10

32-bit ARM Cortex-M3 microcontroller

18. Revision history

Table 35.

Revision history

Document ID

Release date Data sheet status

Change notice

Supersedes

LPC1850_30_20_10 v.3

20111206

Preliminary data sheet

LPC1850_30_20_10 v.2.2

Modifications:

• VDDA(3V3) minimum value changed to 2.2 V.

• VDD(IO) and VDD(REG)(3V3) ranges added to static and dynamic characteristics tables.

• Figure 29 and Figure 30 updated.

• UART and USART maximum bit rates specified in Section 11.7.

• Defined 5 V tolerant pins for VDD(IO) present only in Table 3.

• Added pin characteristics for USB1 pins in Table 8.

• Added explanation of parameter Rvsi (Figure 36).

• SPIFI driver removed from ROM (Table 4 and Table 5).

• Multiple <tbd> replaced in Section 8, Section 9, Section 10, Section 11.

• Parameter Cia = 2 pF updated in Table 25.

• ESD parameter added in Table 6.

• AES removed from memory maps.

• SD/MMC timing parameters added in Table 23.

• LCD timing parameters added in Table 24.

• EMC SDRAM timing parameters updated in Table 19.

• SSP timing parameters added in Table 16.

• USART timing parameters added in Table 15.

• DAC characterization data added in Table 26.

• DBGEN pin reset state: PD removed (Table 3).

• TDO pin reset state: PU removed (Table 3).

• USB0_ID pin: pin description updated (Table 3).

• USB0_VBUS pin: pin description updated (Table 3).

• Static characteristics for LPC1850/30/20/10 Rev ‘-’ moved to Section 16.

• Dynamic characteristics added for the crystal oscillator (Section 11.3).

• Pin function USB0_PWR_EN changed to USB0_PPWR and description updated in

Table 3.

• Pin function USB1_VBUS_EN changed to USB1_PPWR and description updated in

Table 3.

• Updates related to the Rev ‘A’ version of parts LPC1850/30/20/10:

– LQFP208 pin configuration added.

– SRAM connections in Figure 8 updated and SPIFI added.

– EMC static and dynamic SRAM characterization data added.

– Number of GPIOs corrected in the LQFP208 package (Table 2).

– Table 8 updated for parts LPC1850/30/20/10 Rev ‘A’.

– ADC characteristics added (Table 25.

– DAC characteristics added (Table 26).

– Reset state updated for pin PF_0 and PF_4 in Table 3.

– Power consumption data added in Table 8.

– Pin electrical characteristics added in Table 8, Figure 20 and Figure 21.

LPC1850_30_20_10 v.2.2

20110909

Preliminary data sheet

LPC1850_30_20_10 v.2.1

Modifications:

• Pin P7_2, column LQFP144: replaced 113 by 115 in Table 3.

LPC1850 Datasheet(PDF) 150 Page - NXP Semiconductors

LPC1850 Datasheet(HTML) 150 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL