Electronic Components Datasheet Search
  English  ▼

X  

RM48L930 Datasheet(PDF) 40 Page - Texas Instruments

Part # RM48L930
Description  RM48Lx30 16/32-Bit RISC Flash Microcontroller
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

RM48L930 Datasheet(HTML) 40 Page - Texas Instruments

Back Button RM48L930 Datasheet HTML 36Page - Texas Instruments RM48L930 Datasheet HTML 37Page - Texas Instruments RM48L930 Datasheet HTML 38Page - Texas Instruments RM48L930 Datasheet HTML 39Page - Texas Instruments RM48L930 Datasheet HTML 40Page - Texas Instruments RM48L930 Datasheet HTML 41Page - Texas Instruments RM48L930 Datasheet HTML 42Page - Texas Instruments RM48L930 Datasheet HTML 43Page - Texas Instruments RM48L930 Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 147 page
background image
AddressWaitstates
DataWaitstates
RAM
AddressWaitstates
DataWaitstates
Flash
0MHz
0MHz
0MHz
0MHz
100MHz
0
1
3
0
0
0
150MHz
2
120MHz
1
200MHz
200MHz
200MHz
200MHz
50MHz
RM48L930
RM48L730
RM48L530
SPNS176
– SEPTEMBER 2011
www.ti.com
3.3
Switching Characteristics over Recommended Operating Conditions for Clock Domains
Table 3-1. Clock Domain Timing Specifications
Parameter
Description
Conditions
Min
Max
Unit
fHCLK
HCLK - System clock frequency
Pipeline mode
200
MHz
enabled
Pipeline mode
50
MHz
disabled
fGCLK
GCLK - CPU clock frequency
fHCLK
MHz
fVCLK
VCLK - Primary peripheral clock
100
MHz
frequency
fVCLK2
VCLK2 - Secondary peripheral clock
100
MHz
frequency
fVCLK3
VCLK3 - Secondary peripheral clock
100
MHz
frequency
fVCLKA1
VCLKA1 - Primary asynchronous
100
MHz
peripheral clock frequency
fVCLKA3
VCLKA3 - Primary asynchronous
48
peripheral clock frequency
fVCLKA4
VCLKA4 - Secondary asynchronous
50
MHz
peripheral clock frequency
fRTICLK
RTICLK - clock frequency
fVCLK
MHz
3.4
Wait States Required
Figure 3-1. Wait States Scheme
As shown in the figure above, the TCM RAM can support program and data fetches at full CPU speed without
any address or data wait states required.
The TCM flash can support zero address and data wait states up to a CPU speed of 50MHz in non-pipelined
mode. The flash supports a maximum CPU clock speed of 200MHz in pipelined mode with one address wait
state and three data wait states.
The flash wrapper defaults to non-pipelined mode with zero address wait state and one random-read data wait
state.
40
Device Operating Conditions
Copyright
© 2011, Texas Instruments Incorporated
Submit Documentation Feedback
focus.ti.com: RM48L930 RM48L730 RM48L530



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com