Electronic Components Datasheet Search
  English  ▼

X  

ADS42LB49 Datasheet(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Part # ADS42LB49
Description  Dual-Channel, 14- and 16-Bit, 250-MSPS Analog-to-Digital Converters
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS42LB49 Datasheet(HTML) 3 Page - Texas Instruments

  ADS42LB49 Datasheet HTML 1Page - Texas Instruments ADS42LB49 Datasheet HTML 2Page - Texas Instruments ADS42LB49 Datasheet HTML 3Page - Texas Instruments ADS42LB49 Datasheet HTML 4Page - Texas Instruments ADS42LB49 Datasheet HTML 5Page - Texas Instruments ADS42LB49 Datasheet HTML 6Page - Texas Instruments ADS42LB49 Datasheet HTML 7Page - Texas Instruments ADS42LB49 Datasheet HTML 8Page - Texas Instruments ADS42LB49 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 70 page
background image
ADS42JB49
ADS42JB69
www.ti.com
SLAS900C – OCTOBER 2012 – REVISED JULY 2013
RECOMMENDED OPERATING CONDITIONS
(1)
Over operating free-air temperature range, unless otherwise noted.
PARAMETER
MIN
NOM
MAX
UNIT
SUPPLIES
AVDD
Analog supply voltage
1.7
1.8
1.9
V
AVDD3V
Analog buffer supply voltage
3.15
3.3
3.45
V
DRVDD
Digital supply voltage
1.7
1.8
1.9
V
IOVDD
Output buffer supply voltage
1.7
1.8
1.9
V
ANALOG INPUTS
Default after reset
2
VPP
VID
Differential input voltage range
Register programmable(2)
2.5
VPP
VICR
Input common-mode voltage
VCM ± 0.025
V
Maximum analog input frequency with 2.5-VPP input amplitude
250
MHz
Maximum analog input frequency with 2-VPP input amplitude
400
MHz
CLOCK INPUT
10x mode
60
250
MSPS
Input clock sample rate
20x mode
40
156.25
MSPS
Sine wave, ac-coupled
0.3(3)
1.5
VPP
LVPECL, ac-coupled
1.6
VPP
Input clock amplitude differential
(VCLKP – VCLKM)
LVDS, ac-coupled
0.7
VPP
LVCMOS, single-ended, ac-coupled
1.5
V
Input clock duty cycle
35%
50%
65%
DIGITAL OUTPUTS
CLOAD
Maximum external load capacitance from each output pin to DRGND
3.3
pF
RLOAD
Single-ended load resistance
+50
Ω
TA
Operating free-air temperature
–40
+85
°C
(1)
After power-up, to reset the device for the first time, use the RESET pin only. Refer to the Register Initialization section.
(2)
For details, refer to the Digital Gain section.
(3)
Refer to the Performance vs Clock Amplitude curves, Figure 32 and Figure 33.
Table 1. High-Frequency Modes Summary
REGISTER
ADDRESS
VALUE
DESCRIPTION
Dh
90h
High-frequency modes should be enabled for input frequencies greater than 250 MHz.
Eh
90h
High-frequency modes should be enabled for input frequencies greater than 250 MHz.
Copyright © 2012–2013, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: ADS42JB49 ADS42JB69



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com