| Electronic Components Datasheet Search |
|
AN3165 Datasheet(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3165 Datasheet(HTML) 21 Page - STMicroelectronics |
|
21 / 31 page ![]() AN3165 Integration principles and description Doc ID 17180 Rev 1 21/31 Therefore, TIM5_TRGO has to be selected as the start trigger source for the injected conversion of ADC3. TIM5_CC3 is mapped to TIM5_TRGO for internal purposes only. In the integrated firmware, TIM5_CC3 therefore replaces the function of TIM8_CH4 in the dual FOC MC part. 4.2.4 IRQ priorities To set the IRQ priorities when the two parts are merged, it must be taken into account that the execution time of the FOC routine lasts longer than that of the PFC routine. Therefore, this last routine has to be able to interrupt the FOC routine. As such, priority must be given to IRQs used for managing protection conditions or synchronizations. Table 5 shows the interrupts and their priorities for the integrated firmware, with 0 being the highest priority. 4.3 Brief overview of firmware integration In this application, the "STM32 dual FOC MC demonstration software" is intended as the host firmware. The modules "pfc.c" and "pfc.h" of the "STM32 digital PFC" must be integrated into the host firmware. Additionally, all the modifications described in the previous sections must be added to the new code. To initialize the PFC, the following function has to be added. /* PFC Initialization */ PFC_INIT(); In particular, this function call has been added in the "main.c" file of the host firmware, and is called after each initialization of the dual FOC MC. Likewise, all modifications to the host firmware have been inserted inside control structures characterized by the key word "PFC_ENABLE" defined in the module "pfc.h". /* Global define ----*/ Table 5. Used interrupts and their priorities for integrated firmware Peripheral IRQ use Pre-emption priority Sub priority EXTI/Line1 Overcurrent protection 0 0 TIM1 BRK Emergency condition for main motor 0 0 TIM8 BRK Emergency condition for sub motor 0 0 TIM1 UP Synchronization for managing main motor 0 0 TIM8 UP Synchronization for managing sub motor 0 0 DMA1_CH1 PFC routine 1 0 TIM4 Manages bus voltages for MC 2 0 ADC1/2 Optionally manages brake resistor 2 0 ADC3 FOC implementation for both main and sub motor 2 0 SYSTICK Timer for delays 4 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |