Electronic Components Datasheet Search
  English  ▼

X  

UPD178016 Datasheet(PDF) 23 Page - NEC

Part # UPD178016
Description  8-BIT SINGLE-CHIP MICROCONTROLLER
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD178016 Datasheet(HTML) 23 Page - NEC

Back Button UPD178016 Datasheet HTML 19Page - NEC UPD178016 Datasheet HTML 20Page - NEC UPD178016 Datasheet HTML 21Page - NEC UPD178016 Datasheet HTML 22Page - NEC UPD178016 Datasheet HTML 23Page - NEC UPD178016 Datasheet HTML 24Page - NEC UPD178016 Datasheet HTML 25Page - NEC UPD178016 Datasheet HTML 26Page - NEC UPD178016 Datasheet HTML 27Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 56 page
background image
23
µPD178004, 178006, 178016, 178018
6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS
6.1 INTERRUPT FUNCTIONS
There are 17 interrupt functions of three different kinds, as shown below.
• Non-maskable interrupt :
1
• Maskable interrupt
: 15
• Software interrupt
:
1
Table 6-1. Interrupt Source List
Non-
maskable
0006H
0008H
000AH
000CH
000EH
0010H
0012H
Trigger
Internal/
External
External
Internal
0004H
0014H
Internal
Vector Table
Address
Interrupt Source
(B)
Basic
Configuration
TypeNote 2
(B)
(A)
(C)
(D)
Maskable
INTP0
INTP1
INTP2
INTP3
INTP4
INTP5
INTP6
1
2
3
4
5
6
7
Note 1
Default
Priority
Name
INTCSI0
8
INTWDT
INTWDT
0
Interrupt
Type
—
End of serial interface channel 0 transfer
Pin input edge detection
Watchdog timer overflow
(interval timer mode selected)
Watchdog timer overflow
(watchdog timer mode 1 selected)
0016H
9
INTCSI1
End of serial interface channel 1 transfer
0018H
10
INTTMC
Generation of match signal of basic timer
001AH
11
INTPWM
Generation of match signal of 8-bit timer
INTTM1
Generation of match signal of 8-bit timer/
event counter 1
12
001CH
INTTM2
Generation of match signal of 8-bit timer/
event counter 2
001EH
13
14
INTAD
End of conversion by A/D converter
0020H
—
BRK
BRK instruction execution
003EH
Software
(E)
Internal
Notes 1. The default priority is a priority order when two or more maskable interrupts are generated
simultaneously. 0 is the highest order and 14, the lowest.
2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1, respectively.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com