 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AD9684 Datasheet(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9684 Datasheet(HTML) 7 Page - Analog Devices |
|
|
7 / 64 page  Product Overview Online Documentation Design Resources Discussion Sample & Buy Data Sheet AD9684 Rev. 0 | Page 7 of 64 Parameter Temperature Min Typ Max Unit DIGITAL OUTPUTS (Dx±,1 DCO±, STATUS±) Logic Compliance Full LVDS Differential Output Voltage Full 230 430 mV p-p Output Common-Mode Voltage (VCM) AC-Coupled 25°C 0 1.8 V Short-Circuit Current (IDSHORT) 25°C −100 +100 mA Differential Return Loss (RLDIFF)2 25°C 8 dB Common-Mode Return Loss (RLCM) 2 25°C 6 dB Differential Termination Impedance Full 80 100 120 Ω 1 Where x = 0 to 13. 2 Differential and common-mode return loss is measured from 100 MHz to 0.75 MHz × baud rate. SWITCHING SPECIFICATIONS AVDD1 = 1.25 V, AVDD2 = 2.5 V, AVDD3 = 3.3 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling rate, 1.7 V p-p full-scale differential input, 1.0 V internal reference, AIN = −1.0 dBFS, default SPI settings, TA = 25°C, unless otherwise noted. Table 4. Parameter Temperature Min Typ Max Unit CLOCK Clock Rate (at CLK+/CLK− Pins) Full 0.25 4 GHz Maximum Sample Rate1 Full 500 MSPS Minimum Sample Rate2 Full 250 MSPS Clock Pulse Width High Full 1000 ps Low Full 1000 ps LVDS DATA OUTPUT PARAMETERS Data Propagation Delay (tPD)3 Full 2.225 ns DCO± Propagation Delay (tDCO)3 Full 2.2 ns DCO± to Data Skew Rising Edge Data (tSKEWR)3 Full −150 −25 +100 ps Falling Edge Data (tSKEWF)3 Full 850 1.025 1100 ps STATUS± Propagation Delay (tSTATUS)4 Full 2.2 ns DCO± to STATUS± Skew (tFRAME)4 Full −150 −25 +100 ps Data Propagation Delay (tPD)3 Full 2.225 ns DCO± Propagation Delay (tDCO)3 Full 2.2 ns LATENCY5 Pipeline Latency Full 35 Clock cycles Fast Detect Latency Full 28 Clock cycles HB1 Filter Latency3 Full 50 Clock cycles HB1 + HB2 Filter Latency3 Full 101 Clock cycles HB1 + HB2 + HB3 Filter Latency3 Full 217 Clock cycles HB1 + HB2 + HB3 + HB4 Filter Latency3 Full 433 Clock cycles Fast Detect Latency Full 28 Clock cycles Wake-Up Time6 Standby 25°C 1 ms Power-Down 25°C 4 ms |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
