Electronic Components Datasheet Search
  English  ▼

X  

PCI9060 Datasheet(PDF) 43 Page - List of Unclassifed Manufacturers

Part # PCI9060
Description  12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

PCI9060 Datasheet(HTML) 43 Page - List of Unclassifed Manufacturers

Back Button PCI9060 Datasheet HTML 39Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 40Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 41Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 42Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 43Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 44Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 45Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 46Page - List of Unclassifed Manufacturers PCI9060 Datasheet HTML 47Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 192 page
background image
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
©PLX Technology, Inc., 1997
Page 34
Version 1.02
3.8 VENDOR AND DEVICE ID
REGISTERS
Three Vendor and Device ID registers are supported:
•
(LOC:00h), which contains the normal Device and
Vendor IDs. This register can be loaded from the
serial EEPROM or from local processors.
•
(LOC:2Ch), which contains the Subsystem and
Subvendor IDs. This register can be loaded from the
serial EEPROM or from local processors.
•
(LOC:F0h), which contains the hardcoded PLX
Vendor and Device IDs.
3.9 DOORBELL REGISTERS
There are two 32 bit doorbell interrupt/status registers in
the PCI 9080. One is assigned to the PCI bus interface
and the other is assigned to the local bus interface.
The local processor can generate a PCI bus interrupt by
writing any number other than all zeroes to the PCI to
Local Doorbell Register (refer to Table 4-56).
A PCI host can generate a local bus interrupt by writing
any number other than all zeroes to the Local to PCI
Doorbell Register (refer to Table 4-57).
3.10 MAILBOX REGISTERS
There are eight 32 bit mailbox registers in the PCI 9080
that can be written to and read from both buses. These
registers can be used to pass command and status
information directly between local and PCI bus devices.
A local interrupt can be generated, if enabled, when the
PCI host writes to one of the first four mailbox registers.
3.11 USER INPUT AND OUTPUT
PCI 9080 supports user input and output pins, USERI
(pin 31) and USERO (pin 27), respectively. User output
data can be logged by writing to bit 16 of (LOC:ECh).
User input data can be read from bit 17. (Refer to Table
4-59.)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com