Electronic Components Datasheet Search
  English  ▼

X  

WM8993 Datasheet(PDF) 129 Page - Wolfson Microelectronics plc

Part # WM8993
Description  Audio Hub CODEC for Multimedia Phones
PDF  229 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8993 Datasheet(HTML) 129 Page - Wolfson Microelectronics plc

Back Button WM8993 Datasheet HTML 125Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 126Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 127Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 128Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 129Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 130Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 131Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 132Page - Wolfson Microelectronics plc WM8993 Datasheet HTML 133Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 129 / 229 page
background image
Production Data
WM8993
w
PD, November 2010, Rev 4.0
129
OPCLK CONTROL
A clock output (OPCLK) derived from CLK_SYS may be output on the GPIO1 pin. This clock is
enabled by register bit OPCLK_ENA, and its frequency is controlled by OPCLK_DIV.
This output of this clock is also dependent upon the GPIO register settings described under “General
Purpose Input/Output”.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R2 (02h)
Power
Manageme
nt (2)
11
OPCLK_ENA
0b
GPIO Clock Output Enable
0 = disabled
1 = enabled
R6 (06h)
Clocking 1
12:9
OPCLK_DIV
[3:0]
0000b
GPIO Output Clock Divider
0000 = CLK_SYS
0001 = CLK_SYS / 2
0010 = CLK_SYS / 3
0011 = CLK_SYS / 4
0100 = CLK_SYS / 5.5
0101 = CLK_SYS / 6
0110 = CLK_SYS / 8
0111 = CLK_SYS / 12
1000 = CLK_SYS / 16
1001 to 1111 = Reserved
Table 84 OPCLK Control
TOCLK CONTROL
A slow clock (TOCLK) is derived from the internally generated 256kHz clock to enable input de-
bouncing and volume update timeout functions. This clock is enabled by register bit TOCLK_ENA,
and its frequency is controlled by TOCLK_RATE, TOCLK_RATE_X4, and TOCLK_RATE_DIV16, as
described in Table 85.
A fixed division of 256kHz / 1024 is applied to generate TOCLK. The final TOCLK frequency may be
a multiple or fraction of this frequency, according to the TOCLK_RATE, TOCLK_RATE_X4, and
TOCLK_RATE_DIV16 register bits.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R6 (06h)
Clocking 1
15
TOCLK_RATE
0
TOCLK Rate Divider (/2)
0 = f / 2
1 = f / 1
14
TOCLK_ENA
0
TOCLK Enable
0 = disabled
1 = enabled
R66 (42h)
Clocking 4
8
TOCLK_RATE_
DIV16
0
TOCLK Rate Divider (/16)
0 = f / 1
1 = f / 16
7
TOCLK_RATE_
X4
0
TOCLK Rate Multiplier
0 = f x 1
1 = f x 4
Table 85 TOCLK Control
A list of possible TOCLK rates is provided in Table 86.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com