Electronic Components Datasheet Search
  English  ▼

X  

LM93 Datasheet(PDF) 71 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # LM93
Description  Hardware Monitor with Integrated Fan Control for Server Management
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM93 Datasheet(HTML) 71 Page - National Semiconductor (TI)

Back Button LM93 Datasheet HTML 67Page - National Semiconductor (TI) LM93 Datasheet HTML 68Page - National Semiconductor (TI) LM93 Datasheet HTML 69Page - National Semiconductor (TI) LM93 Datasheet HTML 70Page - National Semiconductor (TI) LM93 Datasheet HTML 71Page - National Semiconductor (TI) LM93 Datasheet HTML 72Page - National Semiconductor (TI) LM93 Datasheet HTML 73Page - National Semiconductor (TI) LM93 Datasheet HTML 74Page - National Semiconductor (TI) LM93 Datasheet HTML 75Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 92 page
background image
16.0 Registers (Continued)
16.8.14 Register C9h
PWM1 Control 2
Register
Address
Read/
Write
Register
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
Value
C9h
R/W
PWM1
Control 2
OVR_DC
PL
EPPL
INV
OVR
00h
Bit
Name
R/W
Description
0
OVR
R/W
When set, enables manual duty cycle override for
PWM1.
1
INV
R/W
Invert PWM1 output. When 0, 100% duty cycle
corresponds to the PWM output continuously HIGH.
When 1, 100% duty cycle corresponds to the PWM
output continuously LOW.
2
EPPL
R/W
Enable PROCHOT PWM1 lock. When set, this bit
causes bound PROCHOT events on PWM1 to trigger
PPL (bit [3]). When cleared, PPL never gets set.
3
PPL
R/W
PROCHOT PWM1 lock. When set, this bit indicates
that PWM1 is currently being held at 100% because a
bound PROCHOT event occurred while EPPL (bit [2])
was set. This bit is cleared by writing a zero. Clearing
this bit allows the fans to return to normal operation.
This bit is not locked by the LOCK bit in the LM93
Configuration register.
7:4
OVR_DC
R/W
This field sets the duty cycle that will be used by
PWM1 whenever manual override mode is active.
This field accepts 16 possible values that are mapped
to duty cycles according the table in the Fan Control
section. Whenever this register is read, it returns the
duty cycle that is currently being used by PWM1
regardless of whether override mode is active or not.
The value read may not match the last value written if
another control source is requesting a greater duty
cycle. This field always returns 0h when the PWM1
spin up cycle is active.
www.national.com
71



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com