Electronic Components Datasheet Search
  English  ▼

X  

LM93 Datasheet(PDF) 88 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Part # LM93
Description  Hardware Monitor with Integrated Fan Control for Server Management
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM93 Datasheet(HTML) 88 Page - National Semiconductor (TI)

Back Button LM93 Datasheet HTML 84Page - National Semiconductor (TI) LM93 Datasheet HTML 85Page - National Semiconductor (TI) LM93 Datasheet HTML 86Page - National Semiconductor (TI) LM93 Datasheet HTML 87Page - National Semiconductor (TI) LM93 Datasheet HTML 88Page - National Semiconductor (TI) LM93 Datasheet HTML 89Page - National Semiconductor (TI) LM93 Datasheet HTML 90Page - National Semiconductor (TI) LM93 Datasheet HTML 91Page - National Semiconductor (TI) LM93 Datasheet HTML 92Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 88 / 92 page
background image
AC Electrical Characteristics
The following limits apply for +3.0 V
DC to +3.6 VDC, unless otherwise noted. Bold face limits apply for TA =TJ =TMIN to
T
MAX of the operating range; all other limits TA =TJ = 25˚C unless otherwire noted.
Symbol
Parameter
Conditions
Typical
(Note 9)
Limits
(Note 10)
Units
(Limits)
FAN RPM-TO-DIGITAL CHARACTERISTICS
Counter Resolution
14
bits
Number of fan tach pulses count is
based on
2
pulses
Counter Frequency
22.5
kHz
Accuracy
±6
% (max)
PWM OUTPUT CHARACTERISTICS
Frequency Tolerances
±6
% (max)
Duty-Cycle Tolerance
±2
±6
% (max)
RESET INPUT/OUTPUT CHARACTERISTICS
Output Pulse Width
Upon Power Up
250
330
ms (min)
ms (max)
Minimum Input Pulse Width
10
µs (min)
Reset Output Fall Time
1.6V to 0.4V Logic Levels
1
µs (max)
SMBUS TIMING CHARACTERISTICS
f
SMBCLK
SMBCLK (Clock) Clock Frequency
10
100
kHz (min)
kHz (max)
t
BUF
SMBus Free Time between Stop and
Start Conditions
4.7
µs (min)
t
HD;STA
Hold time after (Repeated) Start
Condition. After this period, the first
clock is generated.
4.0
µs (min)
t
SU;STA
Repeated Start Condition Setup Time
4.7
µs (min)
t
SU;STO
Stop Condition Setup Time
4.0
µs (min)
t
SU;DAT
Data Input Setup Time to SMBCLK
High
250
ns (min)
t
HD;DAT
Data Output Hold Time after SMBCLK
Low
300
930
ns (min)
ns (max)
t
LOW
SMBCLK Low Period
4.7
50
µs (min)
µs (max)
t
HIGH
SMBCLK High Period
4.0
50
µs (min)
µs (max)
t
R
Rise Time
1
µs (max)
t
F
Fall Time
300
ns (max)
t
TIMEOUT
Timeout
SMBDAT or SMBCLK low
time required to
reset the Serial Bus
Interface to the Idle State
31
25
35
ms
ms (min)
ms (max)
t
POR
Time in which a device must be
operational after power-on reset
V
DD > +2.8V
500
ms (max)
C
L
Capacitance Load on SMBCLK and
SMBDAT
400
pF (max)
www.national.com
88



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com