| Electronic Components Datasheet Search |
|
PC87591L Datasheet(PDF) 274 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87591L Datasheet(HTML) 274 Page - National Semiconductor (TI) |
|
274 / 437 page ![]() Embedded Controller Modules (Continued) www.national.com 274 Revision 1.07 Transaction Effect on the External Bus The following core bus transactions are reflected on the external bus: ● Accesses to external zones of expansion memory, off-chip base memory and accesses that use the I/O Expansion protocol are indicated by the active state of the SEL0, SEL1 and SELIO signals, respectively, and are described by the address and data buses and the status signals, BST2-0. ● Accesses to on-chip memories and peripheral modules can be observed using the “Core Bus Monitoring Bus Cycles” (see “Core Bus Monitoring” on page 82). They accesses are indicated by an inactive state for the SEL0, SEL1 and/or SELIO signals. They are described by addresses A0-19, the byte-enable BE0-1 signals, the CBRD signal and the BST2-0 signals. ● BE0 is high when a lower memory byte (a byte in an even address) is accessed. BE1 is high when a higher memory byte (a byte in an odd address) is accessed. ● CBRD is high when the transaction is a read operation and low when it is a write operation. Pipe Status Signals (PFS and PLI) The PFS indicates the completion of an instruction in the core. The Pipe Long Instruction (PLI) signal indicates the size of the completed instruction, where 0 = word instruction and 1 = double-word instruction (see Figure 92). If an instruction flush- es the pipeline, the fetch for the next instruction (BST=101) is issued during the cycle following the instruction’s PFS, or later. 4.20.7 On-Chip Hardware Breakpoint The core provides two types of hardware breakpoints: ● Address Match - Detection of a matched address for the current executed instruction (PC value) ● Data Match - Detection of a read or write transaction for a matched memory location For a detailed description of the core breakpoint mechanism, refer to the CR16B User Manual. CLK PFS PLI Instruction i Completed Instruction i+1 Completed Figure 92. Pipe Status Signal (PFS and PLI) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |