Electronic Components Datasheet Search
  English  ▼

X  

SI3021 Datasheet(PDF) 7 Page - List of Unclassifed Manufacturers

Part # SI3021
Description  3.3 V FCC/JATE DIRECT ACCESS ARRANGEMENT
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

SI3021 Datasheet(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button SI3021 Datasheet HTML 3Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 4Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 5Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 6Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 7Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 8Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 9Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 10Page - List of Unclassifed Manufacturers SI3021 Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 54 page
background image
Si3035
Rev. 1.2
7
Figure 2. General Inputs Timing Diagram
Table 6. Absolute Maximum Ratings
Parameter
Symbol
Value
Unit
DC Supply Voltage
VD, VA
–0.5 to 6.0
V
Input Current, Si3021 Digital Input Pins
IIN
±10
mA
Digital Input Voltage
VIND
–0.3 to (VD + 0.3)
V
Operating Temperature Range
TA
–40 to 100
°C
Storage Temperature Range
TSTG
–65 to 150
°C
Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation
should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute
maximum rating conditions for extended periods may affect device reliability.
Table 7. Switching Characteristics—General Inputs
(VA = Charge Pump, VD = 3.0 to 5.25 V, TA = 0 to 70°C for K-Grade, CL = 20 pF)
Parameter1
Symbol
Min
Typ
Max
Unit
Cycle Time, MCLK
tmc
16.67
—
1000
ns
MCLK Duty Cycle
tdty
40
50
60
%
Rise Time, MCLK
tr
——
5
ns
Fall Time, MCLK
tf
——
5
ns
MCLK Before RESET
↑
tmr
10
—
—
cycles
RESET Pulse Width2
trl
250
—
—
ns
M0, M1 Before RESET
↑3
tmxr
150
—
—
ns
Notes:
1. All timing (except Rise and Fall time) is referenced to the 50% level of the waveform. Input test levels are
VIH = VD – 0.4 V, VIL = 0.4 V. Rise and Fall times are referenced to the 20% and 80% levels of the waveform.
2. The minimum RESET pulse width is the greater of 250 ns or 10 MCLK cycle times.
3. M0 and M1 are typically connected to VD or GND and should not be changed during normal operation.
MCLK
M0, M1
t
r
RESET
t
mc
t
mr
t
f
t
mxr
V
IH
V
IL
t
rl



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com