Electronic Components Datasheet Search
  English  ▼

X  

PM6341 Datasheet(PDF) 82 Page - PMC-Sierra, Inc

Part # PM6341
Description  E1 FRAMER/TRANSCEIVER
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM6341 Datasheet(HTML) 82 Page - PMC-Sierra, Inc

Back Button PM6341 Datasheet HTML 78Page - PMC-Sierra, Inc PM6341 Datasheet HTML 79Page - PMC-Sierra, Inc PM6341 Datasheet HTML 80Page - PMC-Sierra, Inc PM6341 Datasheet HTML 81Page - PMC-Sierra, Inc PM6341 Datasheet HTML 82Page - PMC-Sierra, Inc PM6341 Datasheet HTML 83Page - PMC-Sierra, Inc PM6341 Datasheet HTML 84Page - PMC-Sierra, Inc PM6341 Datasheet HTML 85Page - PMC-Sierra, Inc PM6341 Datasheet HTML 86Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 272 page
background image
PM6341 E1XC
DATA SHEET
PMC-910419
ISSUE 8
E1 FRAMER/TRANSCEIVER
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
66
11.1
Internal Registers
Register 00H: E1XC Receive Options
Bit
Type
Function
Default
Bit 7
R/W
WORDERR
0
Bit 6
R/W
CNTNFAS
0
Bit 5
R/W
ELSTBYP
0
Bit 4
R/W
TRSLIP
0
Bit 3
R/W
SRPCM
0
Bit 2
R/W
SRSMFP
0
Bit 1
R/W
SRCMFP
0
Bit 0
R/W
TRKEN
0
This register allows software to configure the receive functions of the E1XC.
WORDERR:
The WORDERR bit determines how frame alignment signal (FAS) errors are
reported. When WORDERR is logic 1, one or more errors in the seven bit
FAS word results in a single framing error count. When WORDERR is logic 0,
each error in a FAS word results in a single framing error count.
CNTNFAS:
When the CNTNFAS bit is a logic 1, a zero in bit 2 of time slot 0 of non-frame
alignment signal (NFAS) frames results in an increment of the framing error
count. If WORDERR is also a logic 1, the word is defined as the eight bits
comprising the FAS pattern and bit 2 of time slot 0 of the next NFAS frame.
When the CNTNFAS bit is a logic 0, only errors in the FAS affect the framing
error count.
ELSTBYP:
The ELSTBYP bit allows the Elastic Store (ELST) block to be bypassed,
eliminating the one frame delay incurred through the ELST. When set to logic
1, the received data and clock inputs to ELST are internally routed directly to
the ELST outputs.
TRSLIP:
The TRSLIP bit allows the ELST block to be used to measure, through SLIP
indications, the frequency difference between the recovered receive line clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com