| Electronic Components Datasheet Search |
|
PM6341 Datasheet(PDF) 12 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM6341 Datasheet(HTML) 12 Page - PMC-Sierra, Inc |
|
12 / 272 page ![]() PM6341 E1XC DATA SHEET PMC-910419 ISSUE 8 E1 FRAMER/TRANSCEIVER PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE x FIGURE 22- TYPICAL DATA FRAME.............................................................. 204 FIGURE 23- RFDL NORMAL DATA AND ABORT SEQUENCE...................... 205 FIGURE 24- RFDL FIFO OVERRUN .............................................................. 206 FIGURE 25- XFDL NORMAL DATA SEQUENCE ........................................... 207 FIGURE 26- XFDL UNDERRUN SEQUENCE ................................................ 208 FIGURE 27- PAYLOAD LOOPBACK............................................................... 209 FIGURE 28- LINE LOOPBACK....................................................................... 210 FIGURE 29- DIAGNOSTIC DIGITAL LOOPBACK .......................................... 211 FIGURE 30- DIAGNOSTIC METALLIC LOOPBACK....................................... 212 FIGURE 31- LONGITUDINALLY BALANCED RECEIVE LINE INTERFACE .. 219 FIGURE 32- CODE REGISTER SEQUENCE DURING G.803 (120 Ω) PULSE GENERATION ...................................................................................... 223 FIGURE 33- LCV COUNT VS. BER ................................................................ 227 FIGURE 34- FER COUNT VS. BER ................................................................ 228 FIGURE 35- CRCE COUNT VS. BER ............................................................. 229 FIGURE 36- MICROPROCESSOR READ ACCESS TIMING ......................... 235 FIGURE 37- MICROPROCESSOR WRITE ACCESS TIMING ....................... 237 FIGURE 38- BACKPLANE TRANSMIT INPUT TIMING DIAGRAM ................ 239 FIGURE 39- XCLK=49.152MHZ INPUT TIMING ............................................ 240 FIGURE 40- TCLKI INPUT TIMING ................................................................ 242 FIGURE 41- DIGITAL RECEIVE INTERFACE INPUT TIMING DIAGRAM...... 243 FIGURE 42- TRANSMIT DATA LINK INPUT TIMING DIAGRAM .................... 244 FIGURE 43- BACKPLANE RECEIVE INPUT TIMING DIAGRAM................... 245 FIGURE 44- RECEIVE DATA LINK OUTPUT TIMING DIAGRAM................... 246 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |