Electronic Components Datasheet Search
  English  ▼

X  

LAN89218 Datasheet(PDF) 106 Page - Microchip Technology

Part # LAN89218
Description  High-Performance Single-Chip 10/100 Ethernet Controller for Automotive Applications
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN89218 Datasheet(HTML) 106 Page - Microchip Technology

Back Button LAN89218 Datasheet HTML 102Page - Microchip Technology LAN89218 Datasheet HTML 103Page - Microchip Technology LAN89218 Datasheet HTML 104Page - Microchip Technology LAN89218 Datasheet HTML 105Page - Microchip Technology LAN89218 Datasheet HTML 106Page - Microchip Technology LAN89218 Datasheet HTML 107Page - Microchip Technology LAN89218 Datasheet HTML 108Page - Microchip Technology LAN89218 Datasheet HTML 109Page - Microchip Technology LAN89218 Datasheet HTML 110Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 148 page
background image
LAN89218
DS60001255B-page 106
 2008-2015 Microchip Technology Inc.
5.4.6
MII_ACC—MII ACCESS REGISTER
This register is used to control the Management cycles to the PHY.
5.4.7
MII_DATA—MII DATA REGISTER
This register contains either the data to be written to the PHY register specified in the MII Access Register, or the
read data from the PHY register whose index is specified in the MII Access Register.
Offset:
6
Attribute:
R/W
Default Value:
00000000h
Size:
32 bits
Bits
Description
31:16
Reserved
15:11
PHY Address: For every access to this register, this field must be set to 00001b.
10:6
MII Register Index (MIIRINDA): These bits select the desired MII register in the PHY.
5:2
Reserved
1
MII Write (MIIWnR): Setting this bit tells the PHY that this will be a write operation using the MII data
register. If this bit is not set, this will be a read operation, packing the data in the MII data register.
0
MII Busy (MIIBZY): This bit must be polled to determine when the MII register access is complete. This
bit must read a logical 0 before writing to this register and MII data register.
The LAN driver software must set (1) this bit in order for the LAN89218 to read or write any of the MII
PHY registers.
During a MII register access, this bit will be set, signifying a read or write access is in progress. The MII
data register must be kept valid until the MAC clears this bit during a PHY write operation. The MII data
register is invalid until the MAC has cleared this bit during a PHY read operation.
Offset:
7
Attribute:
R/W
Default Value:
00000000h
Size:
32 bits
Bits
Description
31:16
Reserved
15:0
MII Data. This contains the 16-bit value read from the PHY read operation or the 16-bit data value to be
written to the PHY before an MII write operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com