Electronic Components Datasheet Search
  English  ▼

X  

DM505 Datasheet(PDF) 80 Page - Texas Instruments

Click here to check the latest version.
Part # DM505
Description  SoC for Radar and Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

DM505 Datasheet(HTML) 80 Page - Texas Instruments

Back Button DM505 Datasheet HTML 76Page - Texas Instruments DM505 Datasheet HTML 77Page - Texas Instruments DM505 Datasheet HTML 78Page - Texas Instruments DM505 Datasheet HTML 79Page - Texas Instruments DM505 Datasheet HTML 80Page - Texas Instruments DM505 Datasheet HTML 81Page - Texas Instruments DM505 Datasheet HTML 82Page - Texas Instruments DM505 Datasheet HTML 83Page - Texas Instruments DM505 Datasheet HTML 84Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 286 page
background image
80
DM505
SPRS976A – NOVEMBER 2016 – REVISED JANUARY 2017
www.ti.com
Submit Documentation Feedback
Specifications
Copyright © 2016–2017, Texas Instruments Incorporated
(5) The AVS Voltages are device-dependent, voltage domain-dependent, and OPP-dependent. They must be read from the
STD_FUSE_OPP. For information about STD_FUSE_OPP Registers address, please refer to Control Module Section of the TRM. The
power supply should be adjustable over the following ranges for each required OPP:
–
OPP_NOM: 0.85V - 1.15V
–
OPP_OD: 0.94V - 1.15V
–
OPP_HIGH: 1.05V - 1.25V
The AVS Voltages will be within the above specified ranges.
Table 5-4 describes the standard processor clocks speed characteristics vs OPP of the device.
Table 5-4. Supported OPP vs Max Frequency(2)
DESCRIPTION
OPP_NOM
OPP_OD
OPP_HIGH
Max Freq. (MHz)
Max Freq. (MHz)
Max Freq. (MHz)
VD_DSPEVE
DSP_CLK
500
709
745
EVE_FCLK
500
667
667
VD_CORE
CORE_IPU1_CLK
212.8
N/A
N/A
L3_CLK
266
N/A
N/A
DDR3 / DDR3L
532 (DDR-1066)
N/A
N/A
DDR2
400 (DDR-800)
N/A
N/A
LPPDR2
333 (DDR-667)
N/A
N/A
ADC
20
N/A
N/A
(1) N/A in this table stands for Not Applicable.
(2) Maximum supported frequency is limited according to the Device Speed Grade (see Table 5-1).
5.5.3
Maximum Supported Frequency
Device modules either receive their clock directly from an external clock input, directly from a PLL, or from
a PRCM. Table 5-5 lists the clock source options for each module on this device, along with the maximum
frequency that module can accept. To ensure proper module functionality, the device PLLs and dividers
must be programmed not to exceed the maximum frequencies listed in this table.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com