Electronic Components Datasheet Search
  English  ▼

X  

AD9163BBCZ Datasheet(PDF) 6 Page - Analog Devices

Part # AD9163BBCZ
Description  DAC update rate up to 12 GSPS
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9163BBCZ Datasheet(HTML) 6 Page - Analog Devices

Back Button AD9163BBCZ Datasheet HTML 2Page - Analog Devices AD9163BBCZ Datasheet HTML 3Page - Analog Devices AD9163BBCZ Datasheet HTML 4Page - Analog Devices AD9163BBCZ Datasheet HTML 5Page - Analog Devices AD9163BBCZ Datasheet HTML 6Page - Analog Devices AD9163BBCZ Datasheet HTML 7Page - Analog Devices AD9163BBCZ Datasheet HTML 8Page - Analog Devices AD9163BBCZ Datasheet HTML 9Page - Analog Devices AD9163BBCZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 124 page
background image
Data Sheet
AD9163
Rev. 0 | Page 5 of 123
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
POWER DISSIPATION
3 GSPS
2× NRZ Mode, 6×, FIR85 Enabled, NCO On
Using 80%, 3× filter, eight-lane JESD204B
2.1
W
NRZ Mode, 24×, FIR85 Disabled, NCO On
Using 80%, 2× filter, one-lane JESD204B
1.3
W
5 GSPS
NRZ Mode, 8×, FIR85 Disabled, NCO On
Using 80%, 2× filter, eight-lane JESD204B
2.18
W
NRZ Mode, 16×, FIR85 Disabled, NCO On
Using 80%, 2× filter, eight-lane JESD204B
2.09
W
2× NRZ Mode, 6×, FIR85 Enabled, NCO On
Using 80%, 3× filter, eight-lane JESD204B
2.65
W
SERIAL PORT AND CMOS PIN SPECIFICATIONS
VDD25_DAC = 2.5 V, VDD12A = VDD12_CLK = 1.2 V, VNEG_N1P2 = −1.2 V, DVDD = 1.2 V, IOVDD = 2.5 V, VDD_1P2 =
DVDD_1P2 = PLL_LDO_VDD12 = 1.2 V, SYNC_VDD_3P3 = 3.3 V, IOUTFS = 40 mA, TA = −40°C to +85°C, unless otherwise noted.
Table 4.
Parameter
Symbol
Test Comments/Conditions
Min
Typ
Max
Unit
WRITE OPERATION
See Figure 89
Maximum SCLK Clock Rate
fSCLK, 1/tSCLK
100
MHz
SCLK Clock High
tPWH
SCLK = 20 MHz
3.5
ns
SCLK Clock Low
tPWL
SCLK = 20 MHz
4
ns
SDIO to SCLK Setup Time
tDS
4
2
ns
SCLK to SDIO Hold Time
tDH
1
0.5
ns
CS to SCLK Setup Time
tS
9
1
ns
SCLK to CS Hold Time
tH
9
0.5
ns
READ OPERATION
See Figure 88
SCLK Clock Rate
fSCLK, 1/tSCLK
20
MHz
SCLK Clock High
tPWH
20
ns
SCLK Clock Low
tPWL
20
ns
SDIO to SCLK Setup Time
tDS
10
ns
SCLK to SDIO Hold Time
tDH
5
ns
CS to SCLK Setup Time
tS
10
ns
SCLK to SDIO (or SDO) Data Valid Time
tDV
17
ns
CS to SDIO (or SDO) Output Valid to High-Z
Not shown in Figure 88 or
Figure 89
45
ns
INPUTS (SDIO, SCLK, CS, RESET, TX_ENABLE)
Voltage Input
High
VIH
1.8 V ≤ IOVDD ≤ 2.5 V
0.7 × IOVDD
V
Low
VIL
1.8 V ≤ IOVDD ≤ 2.5 V
0.3 × IOVDD
V
Current Input
High
IIH
75
µA
Low
IIL
−150
µA
OUTPUTS (SDIO, SDO)
Voltage Output
High
VOH
1.8 V ≤ IOVDD ≤ 3.3 V
0.8 × IOVDD
V
Low
VOL
1.8 V ≤ IOVDD ≤ 3.3 V
0.2 × IOVDD
V
Current Output
High
IOH
4
mA
Low
IOL
4
mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com