Electronic Components Datasheet Search
  English  ▼

X  

AD9371BBCZ Datasheet(PDF) 11 Page - Analog Devices

Part # AD9371BBCZ
Description  Dual differential transmitters
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9371BBCZ Datasheet(HTML) 11 Page - Analog Devices

Back Button AD9371BBCZ Datasheet HTML 7Page - Analog Devices AD9371BBCZ Datasheet HTML 8Page - Analog Devices AD9371BBCZ Datasheet HTML 9Page - Analog Devices AD9371BBCZ Datasheet HTML 10Page - Analog Devices AD9371BBCZ Datasheet HTML 11Page - Analog Devices AD9371BBCZ Datasheet HTML 12Page - Analog Devices AD9371BBCZ Datasheet HTML 13Page - Analog Devices AD9371BBCZ Datasheet HTML 14Page - Analog Devices AD9371BBCZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 60 page
background image
Data Sheet
AD9371
Rev. A | Page 11 of 60
TIMING SPECIFICATIONS
Table 3.
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
SERIAL PERIPHERAL INTERFACE (SPI) TIMING
SCLK Period
tCP
20
ns
SCLK Pulse Width
tMP
10
ns
CSB Setup to First SCLK Rising Edge
tSC
3
ns
Last SCLK Falling Edge to CSB Hold
tHC
0
ns
SDIO Data Input Setup to SCLK
tS
2
ns
SDIO Data Input Hold to SCLK
tH
0
ns
SCLK Falling Edge to Output Data Delay (3- or 4-Wire Mode)
tCO
3
8
ns
Bus Turnaround Time After Baseband Processor (BBP) Drives
Last Address Bit
tHZM
tH
tCO
ns
Bus Turnaround Time After AD9371 Drives Last Address Bit
tHZS
0
tCO
ns
DIGITAL TIMING
TXx_ENABLE Pulse Width
10
µs
RXx_ENABLE Pulse Width
10
µs
JESD204B DATA OUTPUT TIMING
Unit Interval
UI
162.76
1627.6
ps
Data Rate per Channel (Nonreturn to Zero (NRZ))
614.4
6144
Mbps
Rise Time
tR
24
35
ps
20% to 80% in 100 Ω load
Fall Time
tF
24
35
ps
20% to 80% in 100 Ω load
Output Common-Mode Voltage
VCM
0
1.8
V
AC-coupled
Termination Voltage (VTT) = 1.2 V
735
1135
mV
DC-coupled
Differential Output Voltage
VDIFF
360
466
770
mV
Short-Circuit Current
IDSHORT
−100
+100
mA
Differential Termination Impedance
ZRDIFF
80
100
120
Ω
Total Jitter
17
48.8
ps
Bit error rate (BER) = 10−15
Uncorrelated Bounded High Probability Jitter
UBHPJ
1.2
24.4
ps
Duty-Cycle Distortion
DCD
3
8.1
ps
SYSREF_IN Signal Setup Time to DEV_CLK_IN Signal
tS
2.5
ns
See Figure 2 and Figure 3
SYSREF_IN Signal Hold Time to DEV_CLK_IN Signal
tH
−1.5
ns
See Figure 2 and Figure 3
JESD204B DATA INPUT TIMING
Unit Interval
UI
162.76
1627.6
ps
Data Rate per Channel (NRZ)
614.4
6144
Mbps
Input Common-Mode Voltage
VCM
0.05
1.85
V
AC-coupled
VTT = 1.2 V
720
1200
mV
DC-coupled
Differential Input Voltage
VDIFF
125
750
mV
VTT Source Impedance
ZTT
1.2
30
Ω
Differential Termination Impedance
ZRDIFF
80
106
120
Ω
VTT
AC-Coupled
1.27
1.33
V
DC-Coupled
1.14
1.26
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com