TMS320VC5501 datasheet(127/193 Pages) TI

127 / 193 page

Functional Overview

127

December 2002 − Revised November 2004

SPRS206H

3.16.1

IFR and IER Registers

The Interrupt Enable Registers (IER0 and IER1) control which interrupts will be masked or enabled during

normal operation. The Interrupt Flag Registers (IFR0 and IFR1) contain flags that indicate interrupts that are

currently pending.

The Debug Interrupt Enable Registers (DBIER0 and DBIER1) are used only when the CPU is halted in the

real-time emulation mode. If the CPU is running in real-time mode, the standard interrupt processing (IER0/1)

is used and DBIER0/1 are ignored.

A maskable interrupt enabled in DBIER0/1 is defined as a time-critical interrupt. When the CPU is halted in

the real-time mode, the only interrupts that are serviced are time-critical interrupts that are also enabled in an

interrupt enable register (IER0 or IER1).

Write the DBIER0/1 to enable or disable time-critical interrupts. To enable an interrupt, set its corresponding

bit. To disable an interrupt, clear its corresponding bit. Initialize these registers before using the real-time

emulation mode.

A DSP hardware reset clears IFR0/1, IER0/1, and DBIER0/1 to 0. A software reset instruction clears IFR0/1

to 0 but does not affect IER0/1 and DBIER0/1.

The bit layouts of these registers for each interrupt are shown in Figure 3−51 and Figure 3−52. For more

information on the IER, IFR, and DBIER registers, refer to the TMS320C55x DSP CPU Reference Guide

(literature number SPRU371).

DMAC5

DMAC4

Reserved

UART

INT3/

WDTINT‡

DSPINT

DMAC1

Reserved

R/W, 0

R/W, 0†

R/W, 0

XINT1

RINT1

RINT0

TINT0

INT2

INT0

Reserved

R/W, 0

R, 0

LEGEND: R = Read, W = Write, n = value at reset

† This bit must be kept zero when writing to IER0.

‡ WDTINT is generated only when the WDT interrupt pin is connected to INT3 through the TSSR.

Figure 3−51. IFR0, IER0, DBIFR0, and DBIER0 Registers Layout

TMS320VC5501 Datasheet(PDF) 127 Page - Texas Instruments

TMS320VC5501 Datasheet(HTML) 127 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL