PC87351 datasheet(5/86 Pages) NSC

5 / 86 page

Datasheet Revision Record (Continued)

www.national.com

Keyboard Data Shift Register

Description modiﬁed

Section 3.4.6

Mouse Data Shift Register

Description modiﬁed

Section 3.4.7

Ports with fewer than 8 bits

Implementation description

Chapter 4

Interrupt Assertion and Handling

Bit nomenclature modiﬁed

Section 4.3

GPIO Pin Conﬁguration Access Register Bit nomenclature and descriptions changed

Section 4.4.1

GPIO Data Out Register

Bitmap and Reset values added

Section 4.4.3

GPIO Data In Register

Bitmap and Reset values added

Section 4.4.4

GPIO Interrupt Enable Register

Bitmap and Reset values added

Section 4.4.5

GPIO Status Register

Bitmap and Reset values added

Section 4.4.6

Functional Description

Corrected and enhanced

Section 5.2

Fan Control Duty Cycle Register

Bits 7-0

00h: PWM output is continuously low

01h-FEh: PWM output is high for [Duty Cycle Value] clock

cycles and low for [256-Duty Cycle Value] clock cycles

FFh: PWM output is continuously high

Section 5.3.3

Device Speciﬁcations

Timing diagrams drawn more precisely

Chapter 11

VBAT Battery Supply Current

Conditions and Max modiﬁed

Section 11.1.4

Host Interface I/O Cycle Timing

tRDYA, tRDYl and tRWl added to table; footnote 2 added

to table; IOCHRDY timing diagram added

Section 11.2.3

Serial IRQ Timing

Output timing diagram modiﬁed

Section 11.2.6

Item

Topic

Change/Correction

Location

PC87351 Datasheet(PDF) 5 Page - National Semiconductor (TI)

PC87351 Datasheet(HTML) 5 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL