Electronic Components Datasheet Search
  English  ▼

X  

PC87351 Datasheet(PDF) 17 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC87351
Description  PC87351 PC98 and ACPI Compliant SuperI/O with System Wake-Up Control
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87351 Datasheet(HTML) 17 Page - National Semiconductor (TI)

Back Button PC87351 Datasheet HTML 13Page - National Semiconductor (TI) PC87351 Datasheet HTML 14Page - National Semiconductor (TI) PC87351 Datasheet HTML 15Page - National Semiconductor (TI) PC87351 Datasheet HTML 16Page - National Semiconductor (TI) PC87351 Datasheet HTML 17Page - National Semiconductor (TI) PC87351 Datasheet HTML 18Page - National Semiconductor (TI) PC87351 Datasheet HTML 19Page - National Semiconductor (TI) PC87351 Datasheet HTML 20Page - National Semiconductor (TI) PC87351 Datasheet HTML 21Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 86 page
background image
1.0 Signal/Pin Connection and Description (Continued)
17
www.national.com
1.4
DETAILED SIGNAL/PIN DESCRIPTIONS
1.4.1
Clock
1.4.2
Fan Speed Control
1.4.3
FDC (Including PPM)
The Parallel-Port/FDC MUX (PPM) provides a means to connect an external FDD on the Parallel Port connector, in addition
to the internal FDD on the FDC header. This is done by physically connecting internally each FDC pin to a corresponding
Parallel Port pin while isolating it from the Parallel Port logic. The Parallel Port becomes an additional connecting point to
the FDC interface as long as the PPM is in active mode. The functional descriptions in this table apply to both the FDC pin
and to the corresponding PPM pin. For a detailed description of PPM functionality, see Section 2.5.
112 GPIO10
I/O SIOCF3, Bit 0 = 0
DCD2
I
SIOCF3, Bit 0 = 1
113 GPIO11
DSR2
I
114 GPIO12
SIN2
I
115 GPIO13
RTS2
O
117 GPIO14
SOUT2
O
118 GPIO15
CTS2
I
119 GPIO16
DTR2/BOUT2
O
125 RING
I
SIOCF4, Bit 0 = 0
PME1
I
SIOCF4, Bit 0 = 1
126 SUSP
I
SIOCF4, Bit 2 = 0
PME2
I
SIOCF4, Bit 2 = 1
127 GPIO21
I/O SIOCF3, Bits 2-1 = 00
FANOUT0
I/O SIOCF3, Bits 2-1 = 01
P12
I/O SIOCF3, Bits 2-1 = 10
PNF
I/O SIOCF3, Bits 2-1 = 11
128 GPIO22
I/O SIOCF3, Bits 4-3 = 00
FANOUT1
I/O SIOCF3, Bits 4-3 = 01
IRRX2/IRSL0
I/O SIOCF3, Bits 4-3 = 10
P17
I/O SIOCF3, Bits 4-3 = 11
Signal
Pin/s
I/O
Buffer Type
Description
CLKIN
45
I
INT
Clock In. A 48MHz clock input.
Signal
Pin/s
I/O
Buffer Type
Description
FANOUT0
FANOUT1
127,
128
OO2/20
Fan Output 0, 1. Pulse Width Modulation (PWM) signals, that are used to
control the speed of cooling fans by controlling the voltage supplied to the
fan’s motor.
Table 1-3. Pin Multiplexing Configuration (Continued)
Pin
Default
Alternate
Signal
I/O
Configuration
Signal
I/O
Configuration



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com