WM8233 datasheet(6/146 Pages) CIRRUS

6 / 146 page

WM8233

Rev 4.7

PIN DESCRIPTION

NAME

TYPE

DESCRIPTION

VREF2C

Analogue output

Mid reference voltage.

This pin must be connected to AGND via a decoupling capacitor.

VRLC/VBIAS

Analogue I/O

Reference voltage input/output

VREF3C

Analogue output

Lower reference voltage.

This pin must be connected to AGND via a decoupling capacitor.

VREF1C

Analogue output

Upper reference voltage.

This pin must be connected to AGND via a decoupling capacitor.

SEN

Digital input

Enables the serial interface when high.

SDO

Digital output

Serial interface data output

SCK

Digital input

Serial interface clock.

SDI

Digital input

Serial interface data input

LDO2VDD

Supply

Analogue supply

LDO2GND

Supply

Analogue ground

LDO2VOUT

Supply

LDO output

This pin must be connected to AGND via a decoupling capacitor.

DSLCT2

Analogue input

Device select 2

MCLK

Analogue input

Master clock

DSLCT1

Analogue input

Device select 1

D5N/OP[9]

LVDS output

LVDS Data output 5

– Negative / CMOS output 9.

D5P/OP[8]

LVDS output

LVDS Data output 5

– Positive / CMOS output 8.

D4N/OP[7]

LVDS output

LVDS Data output 4

– Negative / CMOS output 7.

D4P/OP[6]

LVDS output

LVDS Data output 4

– Positive / CMOS output 6.

DCLKN/OC[2]

LVDS output

LVDS Clock Output

– Negative/ CMOS flag output.

DCLKP/OC[1]

LVDS output

LVDS Clock Output

– Positive/ CMOS clock output.

DBGND

Supply

Analogue ground

DBVDD

Supply

Analogue supply

D3N/OP[5]

LVDS output

LVDS Data output 3

– Negative / CMOS output 5.

D3P/OP[4]

LVDS output

LVDS Data output 3

– Positive / CMOS output 4.

D2N/OP[3]

LVDS output

LVDS Data output 2

– Negative / CMOS output 3.

D2P/OP[2]

LVDS output

LVDS Data output 2

– Positive / CMOS output 2.

D1N/OP[1]

LVDS output

LVDS Data output 1

– Negative / CMOS output 1.

D1P/OP[0]

LVDS output

LVDS Data output 1

– Positive / CMOS output 0.

HZCTRL

Digital input

Internal use only. Must be connected to AGND.

MON

Analogue output

Clock monitor

LDO1VOUT

Supply

LDO output.

This pin must be connected to AGND via a decoupling capacitor.

LDO1GND

Supply

Analogue ground

LDO1VDD

Supply

Analogue supply

TGSYNC

Digital I/O

Sensor Timing Sync pulse

CLK1

Digital output

Sensor Timing Output 1

CLK2

Digital output

Sensor Timing Output 2

CLK3

Digital output

Sensor Timing Output 3

CLK4

Digital output

Sensor Timing Output 4

CLK5

Digital output

Sensor Timing Output 5

CLK6

Digital output

Sensor Timing Output 6

CLK7

Digital output

Sensor Timing Output 7

CLK8

Digital output

Sensor Timing Output 8

CLK9

Digital output

Sensor Timing Output 9

CLK10

Digital output

Sensor Timing Output 10

CLK11

Digital output

Sensor Timing Output 11

AGND3

Supply

Analogue ground

WM8233 Datasheet(PDF) 6 Page - Cirrus Logic

WM8233 Datasheet(HTML) 6 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL