DM505 datasheet(138/290 Pages) TI1

138 / 290 page

138

DM505

SPRS976D – NOVEMBER 2016 – REVISED JULY 2017

www.ti.com

Submit Documentation Feedback

Specifications

5.9.6.7

GP Timers

The device has eight GP timers: TIMER1 through TIMER8.

•

TIMER1 (1-ms tick) includes a specific function to generate accurate tick interrupts to the operating

system and it belongs to the PD_WKUPAON domain.

•

TIMER2 through TIMER8 belong to the PD_COREAON module.

Each timer can be clocked from the system clock (19.2, 20, or 27 MHz) or the 32-kHz clock. Select the

clock source at the power, reset, and clock management (PRCM) module level.

Each timer provides an interrupt through the device IRQ_CROSSBAR.

Each timer is connected to an external pin by their PWM output or their event capture input pin (for

external timer triggering).

5.9.6.7.1 GP Timer Features

The following are the main features of the GP timer controllers:

•

Level 4 (L4) slave interface support:

–

32-bit data bus width

–

32- or 16-bit access supported

–

8-bit access not supported

–

10-bit address bus width

–

Burst mode not supported

–

Write nonposted transaction mode supported

•

Interrupts generated on overflow, compare, and capture

•

Free-running 32-bit upward counter

•

Compare and capture modes

•

Autoreload mode

•

Start and stop mode

•

Programmable divider clock source (2n, where n = [0:8])

•

Dedicated input trigger for capture mode and dedicated output trigger/PWM signal

•

Dedicated GP output signal for using the TIMERi_GPO_CFG signal

•

On-the-fly read/write register (while counting)

•

1-ms tick with 32.768-Hz functional clock generated (only TIMER1)

5.9.6.8

I2C

The device includes 2 inter-integrated circuit (I2C) modules which provide an interface to other devices

compliant with Philips Semiconductors Inter-IC bus (I2C-bus™) specification version 2.1. External

components attached to this 2-wire serial bus can transmit/receive 8-bit data to/from the device through

the I2C module.

NOTE

Note that, I2C1 and I2C2, due to characteristics of the open drain IO cells, HS mode is not

supported.

NOTE

Inter-integrated circuit i (i=1 to 2) module is also referred to as I2Ci.

DM505 Datasheet(PDF) 138 Page - Texas Instruments

DM505 Datasheet(HTML) 138 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL