Electronic Components Datasheet Search
  English  ▼

X  

AD9627 Datasheet(PDF) 13 Page - Analog Devices

Part # AD9627
Description  1.8 V Dual Analog-to-Digital Converter
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9627 Datasheet(HTML) 13 Page - Analog Devices

Back Button AD9627 Datasheet HTML 9Page - Analog Devices AD9627 Datasheet HTML 10Page - Analog Devices AD9627 Datasheet HTML 11Page - Analog Devices AD9627 Datasheet HTML 12Page - Analog Devices AD9627 Datasheet HTML 13Page - Analog Devices AD9627 Datasheet HTML 14Page - Analog Devices AD9627 Datasheet HTML 15Page - Analog Devices AD9627 Datasheet HTML 16Page - Analog Devices AD9627 Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 77 page
background image
AD9627
Rev. B | Page 12 of 76
SWITCHING SPECIFICATIONS—AD9627-125/AD9627-150
AVDD = 1.8 V, DVDD = 1.8 V, DRVDD = 3.3 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.0 V internal reference, and
DCS enabled, unless otherwise noted.
Table 7.
Parameter
Temperature
AD9627-125
AD9627-150
Unit
Min
Typ
Max
Min
Typ
Max
CLOCK INPUT PARAMETERS
Input Clock Rate
Full
625
625
MHz
Conversion Rate
DCS Enabled1
Full
20
125
20
150
MSPS
DCS Disabled1
Full
10
125
10
150
MSPS
CLK Period—Divide-by-1 Mode (tCLK)
Full
8
6.66
ns
CLK Pulse Width High
Divide-by-1 Mode, DCS Enabled
Full
2.4
4
5.6
2.0
3.33
4.66
ns
Divide-by-1 Mode, DCS Disabled
Full
3.6
4
4.4
3.0
3.33
3.66
ns
Divide-by-2 Mode, DCS Enabled
Full
1.6
1.6
ns
Divide-by-3-Through-8 Mode,
DCS Enabled
Full
0.8
0.8
ns
DATA OUTPUT PARAMETERS (DATA, FD)
CMOS Mode—DRVDD = 3.3 V
Data Propagation Delay (tPD)2
Full
2.2
4.5
6.4
2.2
4.5
6.4
ns
DCO Propagation Delay (tDCO)
Full
3.8
5.0
6.8
3.8
5.0
6.8
ns
Setup Time (tS)
Full
4.5
3.83
ns
Hold Time (tH)
Full
3.5
2.83
ns
CMOS Mode—DRVDD = 1.8 V
Data Propagation Delay (tPD)2
Full
2.4
5.2
6.9
2.4
5.2
6.9
ns
DCO Propagation Delay (tDCO)
Full
4.0
5.6
7.3
4.0
5.6
7.3
ns
Setup Time (tS)
Full
4.4
3.73
ns
Hold Time (tH)
Full
3.6
2.93
ns
LVDS Mode—DRVDD = 1.8 V
Data Propagation Delay (tPD)2
Full
2.0
4.8
6.3
2.0
4.8
6.3
ns
DCO Propagation Delay (tDCO)
Full
5.2
7.3
9.0
5.2
7.3
9.0
ns
CMOS Mode Pipeline Delay (Latency)
Full
12
12
Cycles
LVDS Mode Pipeline Delay (Latency)
Channel A/Channel B
Full
12/12.5
12/12.5
Cycles
Aperture Delay (tA)
Full
1.0
1.0
ns
Aperture Uncertainty (Jitter, tJ)
Full
0.1
0.1
ps rms
Wake-Up Time3
Full
350
350
μs
OUT-OF-RANGE RECOVERY TIME
Full
3
3
Cycles
1 Conversion rate is the clock rate after the divider.
2 Output propagation delay is measured from CLK 50% transition to DATA 50% transition, with 5 pF load.
3 Wake-up time is dependent on the value of the decoupling capacitors.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com