LAN9220 datasheet(7/142 Pages) MICROCHIP

7 / 142 page

 2006-2017 Microchip Technology Inc.

DS00002417A-page 7

LAN9220

1.5

Receive and Transmit FIFOs

The Receive and Transmit FIFOs allow increased packet buffer storage to the MAC. The FIFOs are a conduit between

the host interface and the MAC through which all transmitted and received data and status information is passed. Deep

FIFOs allow a high degree of latency tolerance relative to the various transport and OS software stacks thus reducing

or minimizing overrun conditions. Like the MAC, the FIFOs have separate receive and transmit data paths. In addition,

the RX and TX FIFOs are configurable in size, allowing increased flexibility.

1.6

Interrupt Controller

The LAN9220 supports a single programmable interrupt. The programmable nature of this interrupt allows the user the

ability to optimize performance dependent upon the application requirement. Both the polarity and buffer type of the

interrupt pin are configurable for the external interrupt processing. The interrupt line can be configured as an open-drain

output to facilitate the sharing of interrupts with other devices. In addition, a programmable interrupt de-assertion interval

is provided.

1.7

GPIO Interface

A 3-bit GPIO and 2-bit GPO (Multiplexed on the EEPROM and LED Pins) interface is included in the LAN9220. It is

accessible through the host bus interface via the CSRs. The GPIO signals can function as inputs, push-pull outputs and

open drain outputs. The GPIO’s (GPO’s are not configurable) can also be configured to trigger interrupts with program-

mable polarity.

1.8

Serial EEPROM Interface

A serial EEPROM interface is included in the LAN9220. The serial EEPROM is optional and can be programmed with

the LAN9220 MAC address. The LAN9220 can optionally load the MAC address automatically after hardware reset, or

soft reset.

1.9

Power Management Controls

The LAN9220 supports comprehensive array of power management modes to allow use in power sensitive applications.

Wake on LAN, Link Status Change and Magic Packet detection are supported by the LAN9220. An external PME (Power

Management Event) interrupt is provided to indicate detection of a wakeup event.

1.10

General Purpose Timer

The general-purpose timer has no dedicated function within the LAN9220 and may be programmed to issue a timed

interrupt.

1.11

Host Bus Interface (SRAM Interface)

The host bus interface provides a FIFO interface for the transmit and receive data paths, as well as an interface for the

LAN9220 Control and Status Registers (CSR’s).

The host bus interface is the primary bus for connection to the embedded host system. This interface models an asyn-

chronous SRAM. TX FIFO, RX FIFO, and CSR’s are accessed through this interface. Programmed I/O transactions are

supported.

The LAN9220 host bus interface supports 16-bit bus transfers. Internally, all data paths are 32-bits wide. The LAN9220

can be interfaced to either Big-Endian or Little-Endian processors and includes mixed endian support for FIFO

accesses.

LAN9220 Datasheet(PDF) 7 Page - Microchip Technology

LAN9220 Datasheet(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL