Electronic Components Datasheet Search
  English  ▼

X  

AD9510 Datasheet(PDF) 14 Page - Analog Devices

Part # AD9510
Description  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9510 Datasheet(HTML) 14 Page - Analog Devices

Back Button AD9510 Datasheet HTML 10Page - Analog Devices AD9510 Datasheet HTML 11Page - Analog Devices AD9510 Datasheet HTML 12Page - Analog Devices AD9510 Datasheet HTML 13Page - Analog Devices AD9510 Datasheet HTML 14Page - Analog Devices AD9510 Datasheet HTML 15Page - Analog Devices AD9510 Datasheet HTML 16Page - Analog Devices AD9510 Datasheet HTML 17Page - Analog Devices AD9510 Datasheet HTML 18Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 56 page
background image
AD9510
Data Sheet
Rev. C | Page 14 of 56
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SDIO (WHEN INPUT)
Input Logic 1 Voltage
2.0
V
Input Logic 0 Voltage
0.8
V
Input Logic 1 Current
10
nA
Input Logic 0 Current
10
nA
Input Capacitance
2
pF
SDIO, SDO (OUTPUTS)
Output Logic 1 Voltage
2.7
V
Output Logic 0 Voltage
0.4
V
TIMING
Clock Rate (SCLK, 1/tSCLK)
25
MHz
Pulse Width High, tPWH
16
ns
Pulse Width Low, tPWL
16
ns
SDIO to SCLK Setup, tDS
2
ns
SCLK to SDIO Hold, tDH
1
ns
SCLK to Valid SDIO and SDO, tDV
6
ns
CSB to SCLK Setup and Hold, tS, tH
2
ns
CSB Minimum Pulse Width High, tPWH
3
ns
FUNCTION PIN
Table 9.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
INPUT CHARACTERISTICS
FUNCTION pin has 30 kΩ internal pull-down resistor;
normally, hold this pin high; do not leave unconnected
Logic 1 Voltage
2.0
V
Logic 0 Voltage
0.8
V
Logic 1 Current
110
µA
Logic 0 Current
1
µA
Capacitance
2
pF
RESET TIMING
Pulse Width Low
50
ns
SYNC TIMING
Pulse Width Low
1.5
High speed clock cycles
High speed clock is CLK1 or CLK2, whichever is being used
for distribution
STATUS PIN
Table 10.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT CHARACTERISTICS
When selected as a digital output (CMOS), there are other modes in
which the STATUS pin is not CMOS digital output; see Figure 37
Output Voltage High (VOH)
2.7
V
Output Voltage Low (VOL)
0.4
V
MAXIMUM TOGGLE RATE
100
MHz
Applies when PLL mux is set to any divider or counter output, or PFD up/
down pulse; also applies in analog lock detect mode; usually debug mode
only; beware that spurs can couple to output when this pin is toggling
ANALOG LOCK DETECT
Capacitance
3
pF
On-chip capacitance, used to calculate RC time constant for analog lock
detect readback; use a pull-up resistor



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com