Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

AD9510 Datasheet(PDF) 18 Page - Analog Devices

Part # AD9510
Description  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9510 Datasheet(HTML) 18 Page - Analog Devices

Back Button AD9510 Datasheet HTML 14Page - Analog Devices AD9510 Datasheet HTML 15Page - Analog Devices AD9510 Datasheet HTML 16Page - Analog Devices AD9510 Datasheet HTML 17Page - Analog Devices AD9510 Datasheet HTML 18Page - Analog Devices AD9510 Datasheet HTML 19Page - Analog Devices AD9510 Datasheet HTML 20Page - Analog Devices AD9510 Datasheet HTML 21Page - Analog Devices AD9510 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 56 page
background image
AD9510
Data Sheet
Rev. C | Page 18 of 56
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 6.
Table 14. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
REFIN
PLL Reference Input.
2
REFINB
Complementary PLL Reference Input.
3, 7, 8, 12, 22,
27, 32, 49, 50,
55, 62
GND
Ground.
4, 9, 13, 23, 26,
30, 31, 33, 36,
37, 40, 41, 44,
45, 48, 51, 52,
56, 59, 60, 64
VS
Power Supply (3.3 V) VS.
5
VCP
Charge Pump Power Supply VCPS. It must be greater than or equal to VS. VCPS can be set as high as 5.5 V for
VCOs requiring extended tuning range.
6
CP
Charge Pump Output.
10
CLK2
Clock Input Used to Connect External VCO/VCXO to Feedback Divider, N. CLK2 also drives the distribution
section of the chip and can be used as a generic clock input when PLL is not used.
11
CLK2B
Complementary Clock Input Used in Conjunction with CLK2.
14
CLK1
Clock Input that Drives Distribution Section of the Chip.
15
CLK1B
Complementary Clock Input Used in Conjunction with CLK1.
16
FUNCTION
Multipurpose Input Can Be Programmed as a Reset (RESETB), Sync (SYNCB), or Power-Down (PDB) Pin. This
pin is internally pulled down by a 30 kΩ resistor. If this pin is left NC, the part is in reset by default. To avoid
this, connect this pin to VS with a 1 kΩ resistor.
17
STATUS
Output Used to Monitor PLL Status and Sync Status.
18
SCLK
Serial Data Clock.
19
SDIO
Serial Data I/O.
20
SDO
Serial Data Output.
21
CSB
Serial Port Chip Select.
24
OUT7B
Complementary LVDS/Inverted CMOS Output.
25
OUT7
LVDS/CMOS Output.
NOTES
1. THE EXPOSED PADDLE ON THIS PACKAGE IS AN ELECTRICAL CONNECTION AS
WELL AS A THERMAL ENHANCEMENT. FOR THE DEVICE TO FUNCTION PROPERLY,
THE PADDLE MUST BE ATTACHED TO GROUND, GND.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
REFIN
REFINB
GND
VS
VCP
CP
GND
GND
VS
CLK2
CLK2B
GND
VS
CLK1
CLK1B
FUNCTION
VS
OUT4
OUT4B
VS
VS
OUT5
OUT5B
VS
VS
OUT6
OUT6B
VS
VS
OUT2
OUT2B
VS
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
AD9510
TOP VIEW
(Not to Scale)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com