Electronic Components Datasheet Search
  English  ▼

X  

AD9510 Datasheet(PDF) 15 Page - Analog Devices

Part # AD9510
Description  1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9510 Datasheet(HTML) 15 Page - Analog Devices

Back Button AD9510 Datasheet HTML 11Page - Analog Devices AD9510 Datasheet HTML 12Page - Analog Devices AD9510 Datasheet HTML 13Page - Analog Devices AD9510 Datasheet HTML 14Page - Analog Devices AD9510 Datasheet HTML 15Page - Analog Devices AD9510 Datasheet HTML 16Page - Analog Devices AD9510 Datasheet HTML 17Page - Analog Devices AD9510 Datasheet HTML 18Page - Analog Devices AD9510 Datasheet HTML 19Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 56 page
background image
Data Sheet
AD9510
Rev. C | Page 15 of 56
POWER
Table 11.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER-UP DEFAULT MODE POWER DISSIPATION
550
600
mW
Power-up default state, does not include power
dissipated in output load resistors; no clock
Power Dissipation
1.1
W
All outputs on; four LVPECL outputs at 800 MHz, 4 LVDS
out at 800 MHz; does not include power dissipated in
external resistors
Power Dissipation
1.3
W
All outputs on; four LVPECL outputs at 800 MHz, 4 CMOS
out at 62 MHz (5 pF load); does not include power
dissipated in external resistors
Power Dissipation
1.5
W
All outputs on; four LVPECL outputs at 800 MHz, 4 CMOS
out at 125 MHz (5 pF load); does not include power
dissipated in external resistors
Full Sleep Power-Down
35
60
mW
Maximum sleep is entered by setting Register 0x0A[1:0] =
01b and Register 0x58[4] = 1b; this powers off the PLL BG
and the distribution BG references; does not include
power dissipated in terminations
Power-Down (PDB)
60
80
mW
Set the FUNCTION pin for PDB operation by setting
Register 0x58[6:5] = 11b; pull PDB low; does not include
power dissipated in terminations
POWER DELTA
CLK1, CLK2 Power-Down
10
15
25
mW
Divider, DIV 2 − 32 to Bypass
23
27
33
mW
For each divider
LVPECL Output Power-Down (PD2, PD3)
50
65
75
mW
For each output; does not include dissipation in
termination (PD2 only)
LVDS Output Power-Down
80
92
110
mW
For each output
CMOS Output Power-Down (Static)
56
70
85
mW
For each output; static (no clock)
CMOS Output Power-Down (Dynamic)
115
150
190
mW
For each CMOS output, single-ended; clocking at
62 MHz with 5 pF load
CMOS Output Power-Down (Dynamic)
125
165
210
mW
For each CMOS output, single-ended; clocking at
125 MHz with 5 pF load
Delay Block Bypass
20
24
60
mW
Versus delay block operation at 1 ns fs with maximum
delay, output clocking at 25 MHz
PLL Section Power-Down
5
15
40
mW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com