| Electronic Components Datasheet Search |
|
AD9547 Datasheet(PDF) 11 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9547 Datasheet(HTML) 11 Page - Analog Devices |
|
11 / 106 page ![]() Data Sheet AD9547 SERIAL PORT SPECIFICATIONS—SPI MODE Table 17. Parameter Min Typ Max Unit Test Conditions/Comments CS Internal 30 kΩ pull-up resistor Input Logic 1 Voltage 2.0 V Input Logic 0 Voltage 0.8 V Input Logic 1 Current 30 µA Input Logic 0 Current 110 µA Input Capacitance 2 pF SCLK Internal 30 kΩ pull-down resistor Input Logic 1 Voltage 2.0 V Input Logic 0 Voltage 0.8 V Input Logic 1 Current 1 µA Input Logic 0 Current 1 µA Input Capacitance 2 pF SDIO As an Input Input Logic 1 Voltage 2.0 V Input Logic 0 Voltage 0.8 V Input Logic 1 Current 1 µA Input Logic 0 Current 1 µA Input Capacitance 2 pF As an Output Output Logic 1 Voltage 2.7 V 1 mA load current Output Logic 0 Voltage 0.4 V 1 mA load current SDO Output Logic 1 Voltage 2.7 V 1 mA load current Output Logic 0 Voltage 0.4 V 1 mA load current TIMING SCLK Clock Rate, 1/tCLK 40 MHz Pulse Width High, tHIGH 10 ns Pulse Width Low, tLOW 12 ns SDIO to SCLK Setup, tDS 3 ns SCLK to SDIO Hold, tDH 0 ns SCLK to Valid SDIO and SDO, tDV 15 ns CS to SCLK Setup, tS 10 ns CS to SCLK Hold, tC 0 ns CS Minimum Pulse Width High 6 ns Rev. G | Page 11 of 106 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |