Electronic Components Datasheet Search
  English  ▼

X  

LPC47M192 Datasheet(PDF) 109 Page - SMSC Corporation

Part # LPC47M192
Description  LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M192 Datasheet(HTML) 109 Page - SMSC Corporation

Back Button LPC47M192 Datasheet HTML 105Page - SMSC Corporation LPC47M192 Datasheet HTML 106Page - SMSC Corporation LPC47M192 Datasheet HTML 107Page - SMSC Corporation LPC47M192 Datasheet HTML 108Page - SMSC Corporation LPC47M192 Datasheet HTML 109Page - SMSC Corporation LPC47M192 Datasheet HTML 110Page - SMSC Corporation LPC47M192 Datasheet HTML 111Page - SMSC Corporation LPC47M192 Datasheet HTML 112Page - SMSC Corporation LPC47M192 Datasheet HTML 113Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 109 / 228 page
background image
SMSC DS – LPC47M192
Page 109
Rev. 03/30/05
DATASHEET
7.11.8 DEFAULT RESET CONDITIONS
The LPC47M192 has one source of hardware reset: an external reset via the PCI_RESET# pin. Refer to Table 52 for
the effect of each type of reset on the internal registers.
Table 52 - Resets
DESCRIPTION
HARDWARE RESET
(PCI_RESET#)
KCLK
Low
KDAT
Low
MCLK
Low
MDAT
Low
Host I/F Data Reg
N/A
Host I/F Status Reg
00H
N/A: Not Applicable
GATEA20 AND KEYBOARD RESET
The LPC47M192 provides two options for GateA20 and Keyboard Reset: 8042 Software Generated GateA20 and
KRESET and Port 92 Fast GateA20 and KRESET.
PORT 92 FAST GATEA20 AND KEYBOARD RESET
Port 92 Register
This port can only be read or written if Port 92 has been enabled via bit 2 of the KRST_GA20 Register (Logical
Device 7, 0xF0) set to 1.
This register is used to support the alternate reset (nALT_RST) and alternate A20 (ALT_A20) functions.
Name
Port 92
Location
92h
Default Value
24h
Attribute
Read/Write
Size
8 bits
PORT 92 REGISTER
BIT
FUNCTION
7:6
Reserved. Returns 00 when read
5
Reserved. Returns a 1 when read
4
Reserved. Returns a 0 when read
3
Reserved. Returns a 0 when read
2
Reserved. Returns a 1 when read
1
ALT_A20 Signal control. Writing a 0 to this bit causes the ALT_A20 signal to be
driven low. Writing a 1 to this bit causes the ALT_A20 signal to be driven high.
0
Alternate System Reset. This read/write bit provides an alternate system reset
function. This function provides an alternate means to reset the system CPU to
effect a mode switch from Protected Virtual Address Mode to the Real Address
Mode. This provides a faster means of reset than is provided by the Keyboard
controller. This bit is set to a 0 by a system reset. Writing a 1 to this bit will cause
the nALT_RST signal to pulse active (low) for a minimum of 1 µs after a delay of
500 ns. Before another nALT_RST pulse can be generated, this bit must be written
back to a 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com