D17133CS datasheet(161/289 Pages) NEC

161 / 289 page

CHAPTER 14

INTERRUPT FUNCTIONS

146

14.1 INTERRUPT SOURCES AND VECTOR ADDRESS

For every interrupt in the

µPD17120 subseries, when the interrupt is accepted, a branch occurs to the vector

address associated with the interrupt source. This method is called the vectored interrupt method. Table 14-1 lists

the interrupt sources and vector addresses.

If two or more interrupt requests occur or the retained interrupt requests are enabled at the same time, they are

handled according to priorities shown in Table 14-1.

Table 14-1. Interrupt Source Types

Vector

Internal/

Address

External

INT pin (RF: 0FH, bit 0)

0003H

IRQ

IEGMD0, 1 External

Rising edge or falling

RF: 3FH, RF: 2FH, RF: 1FH

Edge can be selected.

bit 0

Timer

0002H

IRQTM

IPTM

Internal

RF: 3EH, RF: 2FH,

–

bit 0

bit 1

SIO

0001H

IRQSIO

IPSIO

Internal

RF: 3DH, RF: 2FH,

–

bit 0

bit 2

Interrupt Source

Priority

IRQ Flag

IP Flag

IEG Flag

Remarks

D17133CS Datasheet(PDF) 161 Page - NEC

D17133CS Datasheet(HTML) 161 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL