Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADV7330 Datasheet(PDF) 18 Page - Analog Devices

Part # ADV7330
Description  Multiformat 11-Bit Triple DAC Video Encoder
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7330 Datasheet(HTML) 18 Page - Analog Devices

Back Button ADV7330 Datasheet HTML 14Page - Analog Devices ADV7330 Datasheet HTML 15Page - Analog Devices ADV7330 Datasheet HTML 16Page - Analog Devices ADV7330 Datasheet HTML 17Page - Analog Devices ADV7330 Datasheet HTML 18Page - Analog Devices ADV7330 Datasheet HTML 19Page - Analog Devices ADV7330 Datasheet HTML 20Page - Analog Devices ADV7330 Datasheet HTML 21Page - Analog Devices ADV7330 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 76 page
background image
REV. B
–18–
ADV7330
NOTES
1When set to 0, the line and field counters automatically wrap around at the end of the field/frame of the standard selected. When set to 1, the field/line counters are
free running and wrap around when external sync signals indicate so.
SR7–
SR0
Register
Bit Description
Bit
7
Bit
6
Bit
5
Bit
4
Bit
3
Bit
2
Bit
1
Bit
0
Register Setting
Reset
Values
12h
HD Mode Register 3
00
0
0 Clk Cycle
00h
00
11 Clk Cycle
01
0
2 Clk Cycles
01
13 Clk Cycles
10
0
4 Clk Cycles
00
0
0 Clk Cycle
00
1
1 Clk Cycle
01
0
2 Clk Cycles
01
13 Clk Cycles
10
0
4 Clk Cycles
HD CGMS
0
Disabled
1
Enabled
HD CGMS CRC
0
Disabled
1
Enabled
13h
HD Mode Register 4
HD Cr/Cb Sequence
0
Cb after Falling Edge of
HSYNC
4Ch
1
Cr after Falling Edge of
HSYNC
Reserved
00 must be written to this bit.
Reserved
0
0 must be written to this bit.
Sinc Filter on DAC A, B, C
0
Disabled
1
Enabled
Reserved
0
0 must be written to this bit.
HD Chroma SSAF
0
Disabled
1
Enabled
Reserved
1
HD Double Buffering
0
Disabled
1
Enabled
14h
HD Mode Register 5
HD Timing Reset
xA low-high-low transition resets the
internal HD timing counters.
00h
00
30 Hz/2200 Total Samples/Line
01
25 Hz/2640 Total Samples/Line
Reserved
00
0
0 must be written to these bits.
HD Vsync/Field Input
0
Field Input
1
Vsync Input
Lines/Frame
1
0
Update Field/Line Counter
1
Field/Line Counter Free Running
15h
HD Mode Register 6
Reserved
0
0 must be written to this bit.
00h
HD RGB Input
0
Disabled
1
Enabled
HD Sync on PrPb
0
Disabled
1
Enabled
HD Color DAC Swap
0
DAC E = Pr; DAC F = Pb
1
DAC E = Pb; DAC F = Pr
HD Gamma Curve A/B
0
Gamma Curve A
1
Gamma Curve B
HD Gamma Curve Enable
0
Disabled
1
Enabled
HD Adaptive Filter Mode
0
Mode A
1
Mode B
HD Adaptive Filter Enable
0
Disabled
1
Enabled
HD Y Delay with respect to falling
edge of HSYNC
HD Color Delay with respect to
falling edge of HSYNC
1080i Frame Rate



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com