12 / 58 page
DM9601
USB to Ethernet MAC Controller with Integrated 10/100 PHY
12
Final
Version: DM9601-DS-F01
June 22, 2002
8. Interface 0 Configuration
8.1 Endpoint 1
Type: Bulk In
Packet Load: 64-byte
When host is accessing EP1.
If IN-FIFO is full, device will send 64-byte data.
If IN-FIFO isn’t full and Ethernet packet isn’t end, device will send a NAK.
If IN-FIFO isn’t full and Ethernet packet is end, device will send the surplus data in IN-FIFO.
Data Format
Fist byte
: Packet Status
Second byte : Packet byte count low
Third byte
: Packet byte count high
The others
: Packet
8.2 Endpoint 2
Type: Bulk Out
Packet Load: 64-byte
When host is accessing EP2.
If OUT-FIFO is empty, host sends data, device responds to ACK.
If OUT-FIFO isn’t empty, host sends data, device responds to NAK.
If host sends data less then 64-byte or zero byte, it means Ethernet packet ends.
Data Format
First byte
: Packet byte count low
Second byte : Packet byte count high
The others
: Packet
8.3 Endpoint 3
Type: Interrupt In
Packet Load: 8-byte
When host accessing EP3.
If there is no interrupt condition, device responds to NAK.
If interrupt condition, device will send content back to host.
Data Format
Offset
Name
Description
Byte 0
NSR
Network Status Register
Byte 1
TSR1
TX Status Register1
Byte 2
TSR2
TX Status Register2
Byte 3
RSR
RX Status Register
Byte 4
ROCR
Received Overflow Counter Register
Byte 5
RXC
Received Packet Counter
Byte 6
TXC
Transmit Packet Counter
Byte 7
GPR
General Purpose Register
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
