Electronic Components Datasheet Search
  English  ▼

X  

DP83261AVF Datasheet(PDF) 34 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83261AVF
Description  BMAC Device (FDDI Media Access Controller)
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83261AVF Datasheet(HTML) 34 Page - National Semiconductor (TI)

Back Button DP83261AVF Datasheet HTML 30Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 31Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 32Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 33Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 34Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 35Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 36Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 37Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 38Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 132 page
background image
60 Control Information (Continued)
Current Receiver Status Register (CRS0)
The Current Receiver Status Register (CRS0) records the status of the Receiver state machine It is continuously updated It
remains stable when accessed
When in Diagnose Mode this register is frozen on an internal error until the internal error event is cleared by resetting the
RSMERR bit in the Internal Event Latch Register
ACCESS RULES
Address
Read
Write
0Ch
Always
Data Ignored
REGISTER BITS
D7
D6
D5
D4
D3
D2
D1
D0
RFLG
RS2
RS1
RS0
RES
RTS2
RTS1
RTS0
Bit
Symbol
Description
D0 – 2
RTS(0 – 2)
Receive Timing State
RTS(0 – 2) represent the current state of the Receiver Timing state
machine The encoding is shown below
RTS2
RTS1
RTS0
Receive Timing State
0
0
1
Await
SD
0
0
1
Check
FC
0
1
0
Check
SA
0
1
1
Check
DA
1
0
0
Check
INFO
1
0
1
Check
MAC
1
1
x
Reserved
D3
RES
Reserved
D4–6
RS(0–2)
Receive State
RS(0 – 2) represent the current state of the Receive state machine that
implements the ANSI standard MAC Receive Functions The encoding is shown below
RS2
RS1
RS0
Receive State
0
0
0
Listen
0
0
1
Await
SD
01
0
RC
FR
CTRL (Receive FC)
01
1
RC
FR
BODY (Rec FR Body)
10
0
RC
FR
STATUS (A
C Ind)
1
0
1
CHECK
TOKEN (Check Token)
11
0
RC
FR
STATUS (Optional Ind)
1
1
1
Reserved
D7
RFLG
R
Flag
Current value of the Restricted Flag When not holding the token indicates the type of
the last valid token received When holding the token indicates the type of token that will be
issued at the end of the current service opportunity
0 Non-restricted
1 Restricted
34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com