Electronic Components Datasheet Search
  English  ▼

X  

DP83261AVF Datasheet(PDF) 61 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83261AVF
Description  BMAC Device (FDDI Media Access Controller)
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83261AVF Datasheet(HTML) 61 Page - National Semiconductor (TI)

Back Button DP83261AVF Datasheet HTML 57Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 58Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 59Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 60Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 61Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 62Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 63Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 64Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 65Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 132 page
background image
60 Control Information (Continued)
67 EVENT COUNTERS
The Event Counters are used to gain access to the internal 20-bit counters used to gather statistics
The following event counters are included
 Frame Received Counter (FRCT1–3)
 Error Isolated Counter (EICT1–3)
 Lost Frame Counter (LFCT1–3)
 Frame Copied Counter (FCCT1–3)
 Frame Not Copied Counter (FNCT1–3)
 Frame Transmitted Counter (FTCT1–3)
 Token Received Counter (TKCT1–3)
 Ring Latency Counter (RLCT1–3)
 Late Count Counter (LTCT)
671 Processing Procedures
The counters are 20-bit wrap-around counters except for the Late Count Counter which is a 4-bit sticky counter (see
Figure 6-2 )
Since the Control Bus Interface is an 8-bit interface and the counters are 20-bits wide a register holding scheme is implement-
ed In order to provide a consistent snapshot of a counter while the least significant byte is read the upper 12 bits are loaded
into a holding which can then be read The least significant byte must be read first
The Counters are always readable and are writable in Stop Mode The Counters are not reset as a result of a Master Reset This
may be done by either reading the Counters out and keeping track relative to the initial value read or by writing a value (Zero) to
all of the Counters in Stop Mode The Counters may be written in any order Interrupts may be requested when the counters
increment (except for Ring Latency Counter) or wrap-around (except for Ring Latency Counter and Late Count Counter)
TLF10387 – 10
FIGURE 6-2 Event Counters
61



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com