Electronic Components Datasheet Search
  English  ▼

X  

DP83261AVF Datasheet(PDF) 41 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83261AVF
Description  BMAC Device (FDDI Media Access Controller)
PDF  132 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83261AVF Datasheet(HTML) 41 Page - National Semiconductor (TI)

Back Button DP83261AVF Datasheet HTML 37Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 38Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 39Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 40Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 41Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 42Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 43Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 44Page - National Semiconductor (TI) DP83261AVF Datasheet HTML 45Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 132 page
background image
60 Control Information (Continued)
Token and Timer Event Mask Register 0 (TEMR0)
The Token and Timer Event Mask Register 0 (TEMR0) is used to mask bits in Register TELR0 If a bit in Register TEMR0 is set
to One the corresponding bit in Register TELR will be applied to the Interrupt Condition Register which can then be used to
generate an interrupt
All bits in this register are set to Zero upon reset
ACCESS RULES
Address
Read
Write
15h
Always
Always
REGISTER BITS
D7
D6
D5
D4
D3
D2
D1
D0
RLVD TKPASS TKCAPT CBERR DUPTOK TRTEXP TVXEXP ENTRMD
Bit
Symbol
Description
D0
ENTRMD
Enter Restricted Mode Mask
This bit is used to mask TELR0ENTRMD
D1
TVXEXP
TVX Expired Mask
This bit is used to mask TELR0TVXEXP
D2
TRTEXP
TRT Expired and Set Late
Flag Mask
This bit is used to mask TELR0TRTEXP
D3
DUPTOK
Duplicated Token Received Mask
This bit is used to mask TELR0DUPTOK
D4
CBERR
ClaimBeacon Error Mask
This bit is used to mask TELR0CBERR
D5
TKCAPT
Token Captured Mask
This bit is used to mask TELR0TKCAPT
D6
TKPASS
Token Passed Mask
This bit is used to mask TELR0TKPASS
D7
RLVD
Ring Latency Valid Mask
This bit is used to mask TELR0RLVD
41



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com